Senior Analog Layout Manager

Marvell Technology•San Diego, CA

About The Position

Marvell Central Engineering (CE) develops Marvell's most advanced High-Speed SerDes (HSS) IPs covering multiple applications, Switch, Storage, Optics, etc. Central System Engineering (CSE) in Central Engineering is responsible for validating all Marvell HSS IPs in the lab environment and supporting all Marvell business units for fast and smooth SoC production. Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products. This is a rare foundational technical management opportunity as part of our strategic expansion into Southern California. You will help shape the technical DNA and culture of Marvell's San Diego design organization.

Requirements

  • Minimum 10+ years in analog layout design and 3+ years in management.
  • Deep understanding of layout methodology from initial chip planning to tape-out.
  • High proficiency in LVS, DRC debugging, and interpreting CALIBRE DRC, ERC, LVS reports.
  • Proficient in Synopsys or CADENCE layout entry tools.
  • Strong technical and analytical background with excellent problem-solving skills.
  • Excellent verbal and written communication skills; experience in conflict resolution and consensus building.
  • Proven ability to build and develop a world-class analog layout team; proactive, self-starter with strong organizational skills.
  • Must be eligible to access export-controlled information as defined under applicable law.

Nice To Haves

  • Experience with advanced process technology and FinFET is preferable.
  • Programming skills in Skill, Ample, or Perl are a plus.

Responsibilities

  • Hire and lead a team of layout designers.
  • Assess schedules, floor plans, and risks for digital macros.
  • Perform hands-on work at the macro level layout.
  • Manage and track layout schedules; hire additional designers as needed.
  • Assess risks and plan workarounds to meet or exceed layout schedules.
  • Identify and prioritize project tasks and risks.
  • Work with CAD, tech, and circuit design teams to synchronize layout schedules with overall project plans.
  • Understand complex layout design concepts and communicate issues cross-functionally.

Benefits

  • Employee stock purchase plan with a 2-year look back
  • Family support programs
  • Robust mental health resources
  • Recognition and service awards
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service