Principal Verification Engineer

CesiumAstro • Aliso Viejo, CA

3d

About The Position

Jariet Technologies, Inc., a subsidiary of CesiumAstro, is developing breakthrough technologies for digital communications at micro/mm-Wave speeds using standard CMOS processes. Jariet is positioned to provide ASIC products for emerging markets in multi-antenna beamforming communications systems, wireless infrastructure, and digital deployments into microwave point-to-point links and radar systems. We are seeking passionate, collaborative, energetic, and forward-thinking individuals to join our growing Design Verification team. This role requires a principal-level ASIC functional verification engineer who will be responsible for developing leading-edge verification methodologies for complex high-speed digital communication SoCs. The position may also involve team or project leadership.

Requirements

• Minimum of 10 years of relevant experience with a Bachelor of Science (BS) degree in Computer Science, Electrical Engineering, or Computer Engineering or related engineering discipline, or a minimum of 8 years of experience with a Masters degree.
• Proficiency in Pseudo-random and functional coverage verification methodologies.
• Strong working knowledge of SystemVerilog and its class libraries such as UVM, OVM or VMM.
• Experience with SVA, PSL, or OVL assertions.
• Excellent written and verbal communication skills.
• Applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State.

Nice To Haves

• Formal model checking tools (e.g. Cadence IFV, Jasper).
• Experience with DSP and digital communications.

Responsibilities

• Design and implement verification test bench infrastructure and test cases for system, chip and block level verification, using the latest tools and SystemVerilog class libraries such as OVM, UVM, and VMM.
• Implement Pseudo-random and functional coverage verification methodologies.
• Develop functional test and verification plans.
• Work closely with the VLSI Design team to plan and implement design verification strategies.

Benefits

• Company stock options
• Health insurance
• Dental insurance
• Vision insurance
• HSA
• FSA
• Life insurance
• Disability insurance
• Retirement plans

What This Job Offers

• Job Type: Full-time
• Career Level: Principal