Principal Engineer - FPGA/ASIC Design

Rolls-RoyceWest Lafayette, IN
$113,179 - $183,916Hybrid

About The Position

Rolls-Royce is looking for a Principal Engineer - FPGA/ASIC Design Specialist (Field Programmable Gate Arrays / Application Specific Integrated Circuit) Design Specialist to join our growing team. This is an exciting opportunity to work on flagship Rolls-Royce programs and play a vital role in solving some of the most complex and interesting technological challenges in the industry while being part of a global, multi-disciplinary team. In this role, you will travel up to 25% between Rolls-Royce sites in Indianapolis and West Lafayette, IN as needed for work. In this technical role, you will design, verify, integrate, and test FPGA/ASIC solutions, which will be integrated in current and future Rolls-Royce engine control system products. You will be responsible for developing FPGA/ASIC architectures, coding, running simulations, synthesis, creating test benches, and preparing documentation to be reviewed by certification authorities. This position is eligible for a hybrid work schedule allowing for remote and in-office days each week. Hybrid work arrangements are subject to change based on business needs and/or changes in company policy. All hybrid employees must have a secure, high-speed internet connection and an appropriate workspace that complies with applicable information security and confidentiality requirements.

Requirements

  • Bachelor's degree in Electronics Engineering and/or Computer Engineering with 5+ years of experience, OR Master's degree in Electronics Engineering and/or Computer Engineering with 3+ years of experience, OR PhD in Electronics Engineering and/or Computer Engineering
  • In order to be considered for this role, you must be a U.S. Citizen

Nice To Haves

  • Validate the FPGA hardware in the lab using test equipment (oscilloscopes, logic analyzers) and debug tools (e.g ILA, JTAG)
  • Experience in scripting with languages such as TCL, Python, Shell scripts
  • Able to work with Windows and Linux development environment
  • Demonstrable experience in version control, such as Git, SVN
  • Experience of Actel & Xilinx tool flows to implement complete designs
  • Development of model-based systems with digital engineering toolsets (MATLAB, Simulink and/or similar)
  • Knowledge of systems engineering, and robust design tools and techniques coupled with the latest model-centric development approaches
  • Experience with Cameo Systems Modeler (MagicDraw) or similar SysML modelling software

Responsibilities

  • Participate in all phases of project, to produce detailed design documentation, verification plans and reports
  • The design and development of all custom digital devices (ASIC or FPGA), to support RR electronic engine control units
  • The verification of complex products that use FPGAs and/or ASICs to DO-254
  • Develop RTL utilizing a hardware description language (e.g. VHDL, Verilog, and/or SystemVerilog) and debug the design via simulation tools
  • Expertise achieving timing closure on FPGA designs and generating test benches
  • Evaluate the process flow including but not limited to high level design, synthesis, place and route, timing constraints and power utilization

Benefits

  • bonus
  • employee support assistance
  • employee discounts
  • health, dental, vision, disability, life and accidental death & dismemberment insurance
  • a flexible spending account
  • a health savings account
  • a 401(k) retirement savings plan with a company match
  • Employee Assistance Program
  • Paid Time Off
  • certain paid holidays
  • paid parental and family care leave
  • tuition reimbursement
  • a long-term incentive plan
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service