Principal Engineer, Digital IC Design and Architecture

Analog Devices•Colorado Springs, CO

1d•$157,080 - $227,460•Hybrid

About The Position

Join our Automotive OpenGMSL Team as a Principal Engineer - Digital IC Design and Architecture! Help shape the future of intelligent, connected vehicles. We are looking for an experienced and innovative engineer to lead the architecture and design of next-generation connectivity solutions that power advanced automotive systems. Our technology is at the heart of modern vehicle electronics, enabling the reliable transport of multi-Gigabit high-speed video, sensor, and control data across increasingly sophisticated vehicle networks. Trusted by leading automakers around the world and deployed in millions of vehicles, our solutions support applications ranging from digital cockpits and camera systems to advanced driver assistance and autonomous driving technologies. Beyond automotive, OpenGMSL technology is also enabling innovation in industrial automation, medical imaging, and robotics. As part of our team, you will help develop the technologies that connect the next generation of machines and vehicles.

Requirements

MSEE or Equivalent: Master's degree in Electrical Engineering or equivalent with 7+ years of relevant experience or PhD with 4+ years of relevant experience.
Experience designing and verifying complex digital systems using Verilog/SystemVerilog.
Demonstrated ability to architect and plan designs at the system level, translating high-level product concepts into robust design implementations.
Clear and concise written and verbal communication skills, with team working experience and a proactive approach to problem-solving.
Understanding of communication theory, high-speed SerDes transceiver architectures, and video/data transport.
Solid understanding of digital and analog design trade-offs, with experience in timing analysis, power estimation, physical design, and DFT concepts.
Hands-on experience with silicon bring-up and debug
Demonstrated success designing, leading, and introducing products to the market.

Nice To Haves

Expertise in high-speed SerDes standards and protocols, including Ethernet, USB, PCIe, and/or video (DisplayPort, CSI/DSI, HDMI)
Experience authoring SerDes technical standards and/or participating in industry standards committees.
Experience with behavioral modeling, including verification of mixed-signal systems with behavioral modeling.
Proficiency in Matlab and design of DSP blocks, including digital filters and signal-processing algorithms.
Experience leading teams and/or projects.

Responsibilities

Architect and design digital blocks and subsystems of complex high-speed SerDes ICs, including Gigabit‑speed serial interfaces and video and data routing solutions.
Drive the evolution of OpenGMSL technology through the development of new architectures, authoring and advancing of OpenGMSL technical standards, and active participation in industry standards organizations and committees.
Write detailed block and subsystem-level specifications for design and implementation.
Use Verilog and SystemVerilog to design digital blocks, subsystems, and top‑level designs.
Develop block‑level testbenches, verify block functionality, and collaborate with verification teams to achieve full‑chip verification and coverage closure.
Perform block‑ and top‑level linting, CDC analysis, and power analysis. Assist with synthesis constraints and timing closure.
Communicate closely with mixed-signal designers and verification engineers to support mixed‑signal simulations and real‑number modeling across the analog/digital boundary.
Prepare technical documentation and lead architecture, design, and peer reviews.
Support silicon bring‑up, characterization, and debug activities.
Collaborate across analog, digital, verification, test, and product definition teams to define requirements, support production test development, and ensure successful product execution.
Provide technical leadership for complex SerDes subsystems and products.