Principal Engineer – CAD Design Engineering & EDA Infrastructure

Lattice Semiconductor•San Jose, CA
•$230,732

About The Position

We are seeking an experienced and highly technical Principal Engineer to lead the strategy, architecture, development, and operational excellence of our CAD and EDA Infrastructure. This role is responsible for enabling world-class semiconductor and hardware design teams through scalable design environments, automation, tool optimization, cloud adoption, and engineering productivity initiatives. The ideal candidate combines deep expertise in semiconductor design flows, EDA tools, infrastructure engineering, and large-scale automation with strong leadership and cross-functional collaboration skills.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related discipline.
  • 12+ years of experience in semiconductor design methodologies, CAD engineering, or EDA infrastructure.
  • Deep understanding of ASIC/SoC design and verification flows.
  • Strong expertise with Linux/Unix environments and distributed computing systems.
  • Hands-on experience with leading EDA platforms from Synopsys, Cadence EDA.
  • Advanced programming and automation skills in Python, Tcl, Shell, or similar languages.
  • Experience managing large-scale compute farms, license servers, storage systems, and enterprise infrastructure.
  • Strong analytical, problem-solving, and stakeholder management skills.

Responsibilities

  • Define and execute the vision, roadmap, and strategy for CAD and EDA infrastructure supporting ASIC, SoC, IP, and verification teams.
  • Lead the design, deployment, and maintenance of highly scalable and secure engineering environments.
  • Drive infrastructure modernization initiatives including cloud-enabled design workflows, hybrid compute environments, and next-generation engineering platforms.
  • Partner with design, verification, implementation, and architecture teams to understand evolving tool and infrastructure requirements.
  • Optimize RTL-to-GDSII design flows across synthesis, place-and-route, STA, DFT, verification, emulation, and signoff.
  • Evaluate, deploy, and support industry-standard EDA tools from Synopsys, Cadence, Siemens/Mentor, and other vendors.
  • Standardize methodologies and best practices across global engineering teams.
  • Improve tool reliability, performance, and user productivity through automation and workflow optimization.
  • Drive automation using Python, Tcl, Perl, Shell scripting, and modern software engineering practices.
  • Build self-service platforms and dashboards for monitoring tool usage, licenses, compute resources, and design flow metrics.
  • Reduce design cycle times through process optimization and infrastructure innovation.
  • Implement CI/CD and DevOps practices for CAD environments and engineering workflows.
  • Architect and manage large-scale Linux-based compute farms and distributed job scheduling systems.
  • Optimize storage, networking, HPC clusters, and cloud resources to support demanding EDA workloads.
  • Manage EDA license infrastructure, capacity planning, and utilization optimization.
  • Ensure high availability, reliability, security, and compliance of engineering environments.
  • Serve as a subject matter expert and trusted advisor to design leadership and engineering teams.
  • Mentor engineers and contribute to the growth of CAD and infrastructure talent.
  • Influence technology decisions and provide guidance on future engineering platform investments.
  • Lead root-cause analysis and resolution of complex technical issues impacting engineering productivity.

Benefits

  • healthcare and retirement plans
  • paid time off
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service