Principal Engineer, CAD

SiTime Corporation•Tempe, AZ
•$160,920 - $230,140

About The Position

The Principal Engineer, CAD provides CAD software support for digital, analog, and mixed-signal designs using tools from Cadence, Synopsys, Siemens, Keysight, and other vendors. The role supports behavioral, RTL, analog, schematic, simulation, and IC physical-design workflows, and includes CAD-tool customization, Linux support, implementation and testing of software tools, and deployment of CAD flows. The engineer also works with EDA vendors and evaluates and performance-tests software releases before deploying them to IC designers across multiple engineering sites. The position provides lifecycle support for CAD flows and PDKs, maintains end-to-end tapeout workflows, develops automation and regression utilities, and supports design teams with tools, documentation, training, and timely problem resolution. The role collaborates with vendor support teams and contributes to additional CAD initiatives as assigned.

Requirements

  • BA/BS degree in Electrical Engineering, Computer Science, or a related field.
  • At least 7 years of experience supporting analog and digital new-product development CMOS IC CAD using EDA tools.
  • Experience supporting Cadence Virtuoso Schematic Editor and Layout Suite, Spectre, Spectre-RF, Multi-Mode Simulator, physical layout tools, Assura, PVS, Pegasus, Innovus, and Tempus.
  • Experience supporting Siemens Analog Fast-Spice, Questa, Parasitic CALIBRE PVS, and XRC.
  • Experience supporting Synopsys Design Compiler, VCS, SpyGlass, and other tools.
  • Programming experience with DFII SKILL, PERL, MATLAB, Tcl/Tk, C/C++, and Python.
  • Proficiency with Linux operating systems, utilities, and scripting.
  • Excellent written and verbal communication skills.
  • Ability to work well with others in a fast-paced, collaborative team environment.
  • Strong problem-solving skills, attention to detail, and a proactive approach to continuous improvement.
  • English proficiency, including the ability to communicate, collaborate, and perform job responsibilities in a professional business environment.

Responsibilities

  • Provide full lifecycle support for custom CAD flows, including tool development, installation, configuration, maintenance, and upgrades across Cadence, Synopsys, Siemens, and Keysight platforms.
  • Own PDK installation, validation, customization, maintenance, and release management; align PDKs with foundry requirements and keep current versions ready.
  • Support and maintain end-to-end tapeout flows, including coordinating and executing foundry tapeout submissions while meeting requirements, schedules, and quality standards.
  • Support schematic capture, analog and mixed-signal simulation, layout, and layout-verification software and workflows using revision-controlled processes.
  • Support and maintain digital simulation, verification environments, and digital place-and-route tools.
  • Develop and maintain CAD utilities, automation scripts, and regression flows to improve design efficiency and consistency.
  • Perform functional evaluation, performance benchmarking, and deployment of new tools.
  • Provide CAD software and Linux user support for CMOS design engineers and IC layout designers.
  • Prepare and maintain user documentation, best practices, and training materials for design teams across sites.
  • Diagnose, resolve, and perform regression testing for reported problems in a timely manner.
  • Work directly with EDA vendors’ application and support teams to resolve issues and influence product improvements.
  • Support additional CAD-related initiatives and projects as assigned.

Benefits

  • 401k plan
  • Medical, dental, and vision benefits
  • Life insurance
  • Parental leave
  • Legal services
  • Time-off plans
  • Quarterly bonus tied to achievement of innovation goals
  • Equity grants
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service