Principal Engineer, ASIC Physical Design

Micron TechnologyMinneapolis, MN

About The Position

This position supports Micron’s DRAM Tester Solutions group, focusing on physical design implementation for processors, controller architectures, and ASICs. The role is responsible for full‑chip and block‑level physical design closure, low‑power implementation, timing, power, and signal integrity signoff, and successful tape‑out across advanced technology nodes.

Requirements

  • Bachelor’s degree or Master’s degree or equivalent experience in Electrical Engineering, Electronics, or Computer Architecture.
  • Minimum of 15 years of hands‑on ASIC physical design implementation experience.
  • Proven experience with multiple production tape‑outs in advanced process nodes.
  • Strong expertise in low‑power design techniques including UPF/CPF and multi‑voltage systems.
  • Proficiency in scripting languages such as Tcl, Perl, or Python for flow automation.

Nice To Haves

  • Experience with Synopsys and Cadence physical design and timing tools.
  • Hands‑on physical verification closure using Calibre and power integrity analysis tools.
  • Experience with IR/EM signoff and resolution at block and full‑chip level.
  • Background in memory tester designs, high‑speed interfaces, or microprocessor architectures.
  • Experience developing and enabling APR flows for new technology nodes.

Responsibilities

  • Lead block‑level and full‑chip physical design including floorplanning, placement, CTS, routing, and tape‑out.
  • Drive timing closure across multiple modes and corners using industry‑standard STA tools.
  • Perform power integrity, IR/EM, and power grid closure to meet signoff requirements.
  • Develop and optimize APR flows, scripts, and methodologies for PPA improvements.
  • Own subsystem or full-chip closure work while coordinating with cross-functional teams.

Benefits

  • Choice of medical, dental and vision plans
  • Benefit programs that help protect your income if you are unable to work due to illness or injury
  • Paid family leave
  • Robust paid time-off program
  • Paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service