Principal Analog/Mixed Signal CAD Engineer - EMIR

Marvell Technology•Irvine, CA
•$150,680 - $225,700•Onsite

About The Position

Marvell is seeking a Principal Analog/Mixed-Signal CAD Engineer to join its Central Engineering organization in Santa Clara, California, or Irvine, California. The role focuses on electromigration and IR-drop (EMIR) analysis for advanced FinFET, BiCMOS, SiGe, and silicon photonics technologies. The engineer will develop and evolve automated design infrastructure supporting analog, mixed-signal, and silicon photonics IC development across Marvell. This is a technical leadership role with broad impact on design methodologies and automation frameworks used by global design teams. The position involves developing and supporting EMIR analysis flows, building and maintaining custom CAD automation tools, installing and validating foundry PDKs, and maintaining physical verification, parasitic extraction, and EMIR flows. The engineer will work closely with analog designers, silicon photonics engineers, foundry partners, EDA vendors, and device modeling and TCAD specialists to address complex design flow challenges and shape CAD infrastructure and best practices. The position is based in the Santa Clara or Irvine office and requires onsite presence five days per week; remote and hybrid work are not available. The expected base pay range is $150,680–$225,700 per annum. The role is eligible for Marvell bonus and equity plans, including a new-hire equity grant and annual equity refreshers.

Requirements

  • Strong hands-on experience with Cadence Voltus-XFi.
  • BSEE with 10–15 years of professional experience, or an MS/PhD in Electrical Engineering with 5–10 years of industry experience.
  • Proven experience building and maintaining analog/mixed-signal design flows for advanced FinFET, BiCMOS, SiGe, and SiPho technologies.
  • Strong hands-on experience with industry-standard AMS design tools, including Cadence Virtuoso Studio, Synopsys OptoCompiler, and Siemens Calibre.
  • Solid understanding of analog/mixed-signal design flows, including schematic capture, simulation, parasitic extraction, post-layout verification, and EMIR.
  • Programming or scripting experience in Python, TCL, Shell, and SKILL.
  • Experience developing custom CAD automation or verification frameworks.
  • Excellent communication skills and ability to collaborate effectively with cross-functional teams.

Nice To Haves

  • Familiarity with silicon photonics design flows.
  • Experience with electromagnetic (EM) simulation and extraction.

Responsibilities

  • Develop and support electromigration and IR-drop (EMIR) analysis flows, including flow setup, DSPF validation, current-density and voltage-drop analysis, debugging, and post-layout verification.
  • Architect and support next-generation automated analog/mixed-signal design flows used across Marvell design teams.
  • Build and maintain custom tools, PCells, Pycells, GUI utilities, and automation/productivity tools using scripting languages within Cadence Virtuoso, Synopsys OptoCompiler, and Siemens Calibre environments.
  • Install, validate, and support foundry PDKs.
  • Set up and maintain physical verification flows, parasitic extraction flows, and EMIR flows.
  • Partner with analog designers and EDA vendors to troubleshoot and resolve complex design flow challenges.
  • Help shape company-wide CAD infrastructure and best practices for analog, mixed-signal, and silicon photonics development.

Benefits

  • Bonus and equity plans, including a new-hire equity grant and annual equity refreshers.
  • Employee stock purchase plan with a 2-year look back.
  • Family support programs.
  • Mental health resources.
  • Recognition and service awards.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service