About The Position

Rambus is seeking a Lead Member of Technical Staff (LMTS) – Logic Design to join its Silicon IP team in Hillsboro, Oregon. The role is an individual-contributor position reporting to the Director of Engineering. The engineer will contribute to the micro-architecture and design of next-generation, high-performance memory controllers for data center and AI applications. Rambus uses a hybrid work approach for most office-based roles. Employees are encouraged to work onsite an average of at least three days per week, with up to two days of remote work. The company offers a competitive compensation package that includes base salary, bonus, equity, and employee benefits.

Requirements

  • Strong SystemVerilog/Verilog RTL design expertise.
  • Experience with Questa, Incisive, or VCS simulators.
  • Python, Perl, or TCL scripting experience.
  • Ability to learn quickly and work independently.
  • Solid communication and project management skills.
  • At least 8 years of ASIC/FPGA logic design experience with a BSEE, or at least 6 years of ASIC/FPGA logic design experience with an MSEE.

Nice To Haves

  • ASIC synthesis, timing constraints, and CDC/RDC experience.
  • UVM verification experience.
  • Expertise in memory technologies such as HBM or LPDDR.
  • AMBA AXI or CHI design experience.

Responsibilities

  • Own micro-architecture definition and RTL design for critical blocks such as schedulers, command pipelines, coherency and ordering logic, and system interfaces.
  • Analyze performance, power, and area trade-offs and make design decisions based on quantitative data.
  • Collaborate with the verification team to shape test plans and improve verification coverage.
  • Work with the physical design team to understand and resolve timing, power, and congestion challenges.
  • Work with the verification team to debug regression failures, identify root causes, and provide RTL fixes when necessary.
  • Provide technical support to the FAE team for pre-sales customer engagements.
  • Provide technical support to the AE team for post-sales customer deliveries.

Benefits

  • Competitive compensation package including base salary, bonus, equity, and employee benefits.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service