Layout/Mask Designer

Micron TechnologyBoise, ID
Hybrid

About The Position

Contribute to the development of new memory products by assisting with the overall layout and optimization of memory circuits. Build layout skillsets and techniques through on-the-job training and assigned learning. Perform verification checks (Design Rule Checks, Layout vs. Schematic compare, Matched Route Verification, Resistance Calculation and Analysis) to ensure blocks conform to quality standards. Run and quality check automated route, active area fill, and metal fill routines. Debug tools, verification runs, and scripts independently. Drive improvements and automation in layout tools to enhance efficiency and quality. Understand semiconductor processes and apply them to ensure layout stability and manufacturability. Manage small to medium-scale layout projects using appropriate methodologies and tools. Collaborate with and follow assignments generally given by section or project lead. Document work so it is easily shared with section leads, project leads, supervisors, and other customers. Contribute to learning by creating, updating and teaching training to other layout members. Comply with intellectual property policies to safeguard proprietary information.

Requirements

  • Cadence VLE/VXL
  • Calibre DRC/LVS
  • IP management policies to safeguard company assets
  • Tool debugging, verification run debugging, and script debugging
  • Semiconductor fabrication processes: lithography, etching, and doping
  • Layout principles for analog and digital blocks, including symmetry, matching, shielding, and parasitic minimization
  • Cutting edge DRAM technology array and datapath
  • Technical documentation and writing
  • Project estimation and planning

Responsibilities

  • Assist with the overall layout and optimization of memory circuits.
  • Perform verification checks (Design Rule Checks, Layout vs. Schematic compare, Matched Route Verification, Resistance Calculation and Analysis).
  • Run and quality check automated route, active area fill, and metal fill routines.
  • Debug tools, verification runs, and scripts independently.
  • Drive improvements and automation in layout tools to enhance efficiency and quality.
  • Understand semiconductor processes and apply them to ensure layout stability and manufacturability.
  • Manage small to medium-scale layout projects using appropriate methodologies and tools.
  • Collaborate with and follow assignments generally given by section or project lead.
  • Document work so it is easily shared with section leads, project leads, supervisors, and other customers.
  • Contribute to learning by creating, updating and teaching training to other layout members.
  • Comply with intellectual property policies to safeguard proprietary information.

Benefits

  • Choice of medical, dental and vision plans
  • Benefit programs that help protect your income if you are unable to work due to illness or injury
  • Paid family leave
  • Robust paid time-off program
  • Paid holidays

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Entry Level

Number of Employees

5,001-10,000 employees

© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service