High-Speed PCB Designer

Capgemini•Bellevue, WA
•$63,140 - $118,144•Onsite

About The Position

Capgemini Engineering is expanding its hardware engineering team and is seeking an experienced engineer with expertise in high-speed hardware design, signal integrity (SI), power integrity (PI), and platform validation. This onsite position is based in Bellevue, Washington. The role involves designing and validating high-speed interfaces and PCBs, conducting SI/PI analyses, supporting memory architecture and validation, and debugging systems and boards. The designer will perform compliance and electrical validation with industry-standard equipment and collaborate with hardware, firmware, BIOS, validation, and platform architecture teams.

Requirements

  • Bachelor's degree in Electrical Engineering, Electronics Engineering, Physics, or a related technical discipline, or equivalent practical experience.
  • At least 3 years of experience designing and developing high-speed PCBs in a product development environment.
  • Strong experience with Cadence Allegro PCB Designer for complex PCB layout and design.
  • Experience with schematic capture tools such as OrCAD Capture CIS or Cadence Concept HDL.
  • Solid understanding of HDI technologies, signal integrity, transmission lines, power distribution networks, and PCB manufacturing processes.
  • Experience creating fabrication and assembly documentation packages, including ODB++ and IPC-2581 deliverables.
  • Strong communication, collaboration, and organizational skills, with the ability to work effectively across multidisciplinary engineering teams.

Nice To Haves

  • Experience designing flexible printed circuits (FPCs) and rigid-flex PCB solutions.
  • Knowledge of analog circuit design, power electronics, and high-speed digital systems.
  • Familiarity with integrated circuits, PCB stack-up design, and EMI/EMC considerations.
  • Understanding of PCB fabrication, assembly processes, and design for manufacturability (DFM) principles.
  • Experience working in complex product development environments supporting new product introduction.

Responsibilities

  • Design and validate high-speed interfaces including PCIe Gen4/Gen5, USB 3.x, Ethernet, LPDDR4/LPDDR5, GDDR6/7, and DisplayPort.
  • Perform SI/PI analysis, including eye diagram and jitter analysis, impedance control, return path optimization, PDN validation, and high-speed channel debugging.
  • Support LPDDR5 memory architecture, routing constraints, timing analysis, training and debug concepts, and memory validation methodologies.
  • Design high-speed PCBs; plan stack-ups; review layouts; optimize routing; and support board bring-up and debugging.
  • Conduct system-level debugging and root-cause analysis for signal quality, interoperability, and performance issues.
  • Perform compliance and electrical validation using oscilloscopes, protocol analyzers, VNAs, BERTs, and industry-standard validation tools.
  • Collaborate with hardware, firmware, BIOS, validation, and platform architecture teams.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service