Hardware Applications Engineer

Marvell Technology•Santa Clara, CA
•$131,010 - $196,300

About The Position

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Marvell innovates in Ethernet switching technology across a broad portfolio of segment-focused product families. Marvell switches power next-generation campus, industrial, 5G, cloud and AI networks. The hardware application engineering position focuses on resolving customer issues on their HW/platform, customer design enablement, bring-up, and manufacture production. The candidate should have strong working knowledge of the major computer industry standards such as PCIe Express, Ethernet, and miscellaneous interface.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience.
  • Must possess excellent written and verbal communication skills. Be able to present and clearly articulate solutions to customers.
  • Previous experience of working as an Application Engineer or any equivalent Customer interacting role (i.e. ability to handle customers) is a must.
  • Expertise in High Speed Ethernet Serdes interfaces : NRZ, PAM-4 100G.
  • Expertise in Ethernet Physical layer (Layer 1) - Serdes, MAC, PCS including debugging L1 issues for Interop.
  • Strong background in Signal Integrity, Power Integrity, Electromagnetics, Thermal, Multi-lane cross talk analysis and RF applications related to IC Package and PCB Design are required.
  • Experience in using tools: HyperLynx, Ansoft SIWave and HFSS, ADS, Sigrity, PowerSI and PowerDC, Cadence Allegro, and Polar stack up.
  • Able to perform Schematics & Layout reviews effectively.
  • At least one of the following scripting languages: Python / Perl / Unix shell.

Nice To Haves

  • Expertise in MATLAB and Python a plus.
  • Ability to handle Equipment: Servers (Windows / Linux), Scopes, Traffic generators (Ixia/Spirent/Xena), environmental chambers, Thermal Heads, Keysight VNA/TDR.
  • Ability to program High speed / optics modules and link up with various modules: LR, SR, ZR, ZR4, AECs etc.

Responsibilities

  • Debug L1 ethernet issues related to Serdes and MAC/PHY (analyze Signal Strength, Serdes Eye, Review & Tune SI parameters etc.).
  • Debug other interfaces on board such as PCIE, i2C, MDIO etc.
  • Perform Schematics and Layout reviews of the customer design / platform and provide feedback.
  • Interact with HW designers (board and ASIC) and write Hardware Design guidelines, Application Notes and publish Technical Bulletins.
  • Interface with board designers, ASIC /Serdes controller designers, program management, board vendors and component vendors to fully comprehend the board design parameters.
  • Generate PCB stack up recommendations that comprehend the full capabilities of industry available board fabrication materials and technologies.
  • Communicate effectively with customers considering both strategic and tactical aspects of the solution & work with internal cross-functional teams to deliver optimal solutions.

Benefits

  • employee stock purchase plan with a 2-year look back
  • family support programs
  • mental health resources
  • recognition and service awards
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service