GPU Design Verification Engineer

Intel•Folsom, CA
•Hybrid

About The Position

Intel is seeking a GPU Design Verification Engineer to verify graphics logic components used in integrated, discrete, and data center AI products. The role involves developing and executing scalable verification plans, building reusable test benches, and ensuring the robustness and reliability of graphics IP. The engineer will collaborate with architects, RTL developers, and physical design teams to advance high-performance computing and graphics technology. The position is part of the Data Center Group, which develops next-generation Graphics IP for integrated, discrete, and data center/AI applications. The team works across Intel to deliver GPU hardware IP and support technical excellence and continuous innovation.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related STEM field, plus at least 4 years of relevant experience; or a master's degree in one of these fields plus at least 3 years of relevant experience; or a Ph.D. in one of these fields with no prior professional experience required.
  • Experience with SystemVerilog, UVM, and object-oriented programming.
  • Experience developing feature verification test benches and achieving functional coverage closure.
  • Experience with Python or similar scripting languages.
  • Knowledge of assertion-based verification methodologies.

Nice To Haves

  • Exposure to GPU architecture fundamentals and computer architecture principles.
  • Debug experience with industry-standard frontend design and verification tools and flows.
  • Experience working with IP development teams and validation protocols such as CXL, AXI, or PCIe.
  • Strong teamwork and communication skills, and a commitment to continuous learning.

Responsibilities

  • Develop and execute scalable IP verification plans, test benches, and methodologies that meet graphics microarchitecture specifications.
  • Debug and replicate issues, perform root-cause analysis, and implement corrective measures in pre-silicon environments.
  • Conduct system simulations and analyze power, timing, and functional coverage to identify and resolve design issues.
  • Independently create test environments, verify features, and achieve comprehensive coverage closure.
  • Collaborate with architecture, design, and physical engineering teams to optimize functionality, performance, and power goals.
  • Use assertion-based verification techniques and industry-standard tools to improve verification reliability.
  • Document test plans and lead technical reviews to ensure alignment with architecture goals.
  • Maintain and improve functional verification infrastructure and methodologies.

Benefits

  • Competitive pay
  • Stock bonuses
  • Health benefits
  • Retirement benefits
  • Vacation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service