GPU Design Verification Engineer

Intel Corporation•Santa Clara, CA
•$122,440 - $200,340•Hybrid

About The Position

As a GPU Design Verification Engineer, you will help develop next-generation graphics components and verify that they meet their specifications. You will implement verification strategies, debug issues, and collaborate with cross-functional teams to deliver graphics IP for integrated, discrete, and data center AI applications. The role is part of Intel’s Graphics IP team within its Data Center Group, which develops scalable and reusable GPU technologies for high-performance computing and AI. The position includes developing verification environments, running simulations, analyzing coverage and other metrics, and coordinating with architecture, design, and physical teams.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field plus 4 or more years of relevant experience; or a master’s degree plus 3 or more years of relevant experience; or a PhD with no prior professional experience.
  • Experience with SystemVerilog and UVM for creating verification environments.
  • Experience developing feature verification test benches and achieving functional coverage closure.
  • Analytical and debugging skills in pre-silicon environments, including issue replication and resolution.
  • Experience with scripting languages such as Python.

Nice To Haves

  • Knowledge of GPU architecture fundamentals and 3D graphics pipeline concepts.
  • Experience with industry-standard frontend design and verification tools and methodologies.
  • Exposure to memory subsystem protocols such as CXL, AXI, or PCIe.
  • Familiarity with assertion-based verification techniques.
  • Experience working with emulators or FPGA for pre-silicon validation.

Responsibilities

  • Define and execute scalable IP verification plans, test benches, and validation methodologies aligned with graphics microarchitecture specifications.
  • Debug failing tests, identify issues, perform root cause analysis, and implement corrective measures in pre-silicon environments.
  • Execute system simulations and analyze power, timing, and functional coverage metrics.
  • Collaborate with architecture, design, and physical teams to optimize functional, performance, and power goals.
  • Independently develop verification environments and ensure functional coverage closure.
  • Create technical documentation and test plans, and drive reviews to ensure alignment with architectural objectives.
  • Maintain and enhance verification infrastructure and methodologies for graphics logic components.

Benefits

  • Competitive pay.
  • Stock bonuses.
  • Health benefits.
  • Retirement benefits.
  • Vacation.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service