Director- DFx CoE (Center of Excellence)

CelesticaRichardson, TX
Onsite

About The Position

The Director of the Design for Excellence (DFx) Center of Excellence leads the integration of DFM (Design for Manufacturing), DFA (Design for Assembly), and DFT (Design for Testability) across the Hardware Platform Solutions (HPS) organization. This role focuses on working closely and collaboratively with HPS design teams from early development to co-optimize hardware platform designs. By establishing the right tools, software, solutions, and infrastructure, the Director empowers their teams to drive accelerated time-to-market, optimized unit economics, and uncompromised product quality.

Requirements

  • Deep, hands-on expertise in DFM, DFA, and DFT principles and methodologies applied to complex hardware platform solutions.
  • Proven track record of implementing, managing, and scaling DFx software solutions (e.g., DFMpro, Valor, specialized CAD/PLM integrations, and test coverage analyzers).
  • Exceptional ability to co-work with and influence cross-functional hardware design engineering teams rather than working in a siloed or purely gatekeeping capacity.
  • Strong executive presentation skills with the ability to articulate technical trade-offs to both engineering and operational stakeholders.
  • 12+ years in hardware engineering, advanced manufacturing, or NPI, with 5+ years in a leadership role managing DFx, DFM, DFA, or DFT teams.
  • B.S. or M.S. in Mechanical, Electrical, Industrial, or Systems Engineering (Advanced degree preferred).

Responsibilities

  • Work hand-in-hand with HPS mechanical, electrical, and systems design engineering teams to co-optimize hardware designs for manufacturability, assembly, and test without compromising platform performance.
  • Direct, mentor, and scale dedicated teams of subject matter experts in DFM, DFA, and DFT across HPS projects.
  • Evaluate, select, establish, and maintain the software platforms, simulation tools, and analytical infrastructure required for the DFx teams to successfully evaluate and optimize designs.
  • Embed standardized DFx rule-checking and collaborative review processes directly into CAD/PLM workflows and the New Product Introduction (NPI) phase-gate system.
  • Bridge the gap between HPS design engineering and global manufacturing partners, ensuring factory capabilities are accounted for during early design phases to maximize yield and minimize cycle time.
  • Track and report on key performance indicators (KPIs) such as DFx turnaround time, Design violations and change ECNs, scrap rate, test coverage, and first-pass yield improvements.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service