As a Design Verification intern in this group, you will be responsible for developing detailed verification plans while working closely with the design and system team to ensure pre- silicon verification success. You will develop test benches, tests and simulations to DUT behavior, and run coverage regressions to meet the defined coverage goals for SystemVerilog functional coverage models of mixed-signal circuits for voltages and currents, real numbers, integers, and traditional digital functional coverage. You will track and communicate verification status, issues, and concerns, and work with regression tools and develop scripts to submit cases for regression analysis. You will utilize RTL and Gates+SDF, including verifying chip-level timing between analog and digital circuits, and constrained-random stimulus and auto-checking verification environments, especially constrained-random analog stimulus. You will contribute to continuous improvements for quality and efficiency on DV strategy, tools, methods and flows.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
Job Type
Full-time
Career Level
Intern