Design Engineering Architect – Systems and Interfaces

Cadence Design Systems•San Jose, CA
•$185,500 - $344,500

About The Position

The SSG Central Applications Engineering team seeks an experienced SoC design engineer to enable the integration and deployment of Cadence IP in complex customer system designs. As a senior technical leader, the Design Engineering Architect enables successful integration and adoption of Cadence interface IP in customer SoCs. The role works closely with SSG IP sales, marketing, development engineering, and customer support teams. It contributes to product definition, creates technical content and examples, and leads complex pre-sales and post-sales engagements. Cadence’s Silicon Solutions Group develops and licenses IP for SoC and ASIC designs, including DSPs, CPUs, interface IP, DDR controllers, hardware accelerators, and subsystems. The role supports customer adoption of Cadence IP and addresses complex system integration challenges. The position is based in San Jose and may require travel up to 10% of the time, including internationally.

Requirements

  • Demonstrated expertise in RTL design, verification, and debug of high-speed interface protocols such as PCIe, UCIe, and Ethernet.
  • Experience integrating IP into complex SoCs, with a strong understanding of system architecture, interfaces, and on-chip interconnects.
  • Experience with AMBA protocols, including ACE, CHI, AXI, and APB.
  • Proficiency in writing and debugging RTL using Verilog and SystemVerilog.
  • Experience with end-to-end SoC implementation flows, including RTL synthesis, design constraints, DFT, CDC, and static timing analysis.
  • Ability to analyze complex hardware and system problems, identify root causes, and drive cross-functional teams to resolution.
  • Strong written and verbal communication skills.
  • BS in EE/CS with 12+ years, or MS in EE/CS with 8+ years of relevant work experience.
  • Ability to travel up to 10% of the time, including internationally.

Responsibilities

  • Serve as the technical authority for Cadence interface controllers and system-level IP integration in customer engagements.
  • Lead resolution of critical customer issues and escalations, coordinating with development engineering, sales, marketing, and customer support teams on pre-sales and post-sales engagements.
  • Develop reference designs, technical collateral, and application notes for IP integration, SoC design, and verification.
  • Develop and deliver training for customers and field application engineers.
  • Provide advanced technical guidance to customers, support teams, and field application engineers on IP integration, configuration, and system-level deployment.
  • Lead product evaluations and release-readiness reviews, identifying integration risks, usability gaps, and advanced customer use cases.
  • Analyze and propose product and documentation enhancements based on customer needs and use cases.

Benefits

  • Paid vacation
  • Paid holidays
  • 401(k) plan with employer match
  • Employee stock purchase plan
  • Medical plan options
  • Dental plan options
  • Vision plan options
  • Potential eligibility for incentive compensation, including bonus and equity
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service