Data Center SoC Power & Limits Architect

Qualcomm•San Diego, CA
•$174,400 - $261,600

About The Position

The Data Center Power & Limits Architect will define and drive next-generation power management, thermal, and system-limits architecture for large-scale compute platforms, including SoCs, servers, racks, and cluster-level deployments. The role enables maximum sustained performance for AI/HPC workloads within electrical, thermal, cooling, and reliability constraints by architecting end-to-end power and limits systems across silicon, platforms, and data center infrastructure. The architect defines power, thermal, and electrical limits across system layers; develops budgeting, allocation, enforcement, and dynamic control strategies; and specifies telemetry and integration requirements. The role works across silicon, platform, software/firmware, and data center infrastructure teams, and uses system-level modeling, simulation, and workload-driven analysis to evaluate architecture decisions. It also drives future architectures for efficient power delivery, thermal-aware scheduling, workload-aware limits, and rack- or cluster-level power orchestration.

Requirements

  • 10+ years of experience in power architecture, system architecture, or related domains.
  • Deep expertise in power-management systems and limits control.
  • Deep expertise in thermal and electrical constraints in high-performance systems.
  • Deep expertise in DVFS/DCVS, power capping, and control systems.
  • Strong understanding of data center/server architecture, including CPU/GPU/accelerators and memory systems.
  • Strong understanding of power-delivery networks, including VRs, PDN, and rack power distribution.
  • Strong understanding of telemetry, sensors, and system monitoring.
  • Experience with modeling and analysis tools such as MATLAB and Python.
  • Bachelor's degree in Science, Engineering, or a related field and 6+ years of ASIC design, verification, validation, integration, or related work experience; OR a master's degree in Science, Engineering, or a related field and 5+ years of such experience; OR a PhD in Science, Engineering, or a related field and 4+ years of such experience.

Responsibilities

  • Define holistic power, thermal, and electrical limits architecture across silicon, board, system, rack, and cluster levels.
  • Architect power budgeting, allocation, and enforcement mechanisms across CPU, GPU, memory, accelerators, and I/O.
  • Develop strategies to maximize performance under data center constraints, including rack power caps, cooling limits, and PUE targets.
  • Architect advanced dynamic power-control systems, such as DVFS/DCVS and AVS-like systems, for fast transient response.
  • Design closed-loop control systems using telemetry and feedback to optimize performance against constraints.
  • Develop proactive and reactive limit-management strategies, including thermal throttling, power capping, and workload shaping.
  • Define requirements and interfaces for telemetry infrastructure, including sensors, BMC, firmware, and system software.
  • Enable real-time monitoring and decision-making across system layers.
  • Ensure integration with platform controllers, such as BMC/EC, rack management, and orchestration layers.
  • Collaborate with silicon/SoC architects, platform teams, software/firmware teams, and data center infrastructure teams on cross-layer co-design.
  • Define hardware/software partitioning for limits enforcement with minimal overhead.
  • Develop system-level models using tools such as MATLAB/Simulink and architectural simulators to predict performance under power and thermal constraints and evaluate algorithm and architecture trade-offs.
  • Perform workload-driven analysis to validate architecture decisions.
  • Drive innovation in power-delivery efficiency, thermal-aware scheduling, AI-workload-aware limits, and rack/cluster-level power orchestration.
  • Define next-generation architectures that support scaling AI/HPC performance under constrained infrastructure.

Benefits

  • Competitive annual discretionary bonus program.
  • Opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for the annual bonus).
  • Competitive benefits package designed to support employees at work, at home, and at play.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service