ASIC Physical Design Engineer

Cisco•San Jose, CA

About The Position

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms powering Cisco’s core Switching, Routing, and Wireless products. We design networking hardware for enterprises, service providers, the public sector, and nonprofit organizations worldwide. As part of the team behind Cisco Silicon One—the industry’s only unified silicon architecture spanning top-of-rack switches to web-scale data centers—you’ll help shape Cisco’s groundbreaking solutions by designing, developing, and testing some of the most advanced ASICs in the industry. As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips.

Requirements

Bachelors degree in Electrical Engineering+ 5 years of related experience, or Masters degree in Electrical Engineering+ 2 years of related experience, or PhD in Electrical Engineering 0+ years of related experience.
Hands-on experience in ASIC physical design and implementation.
Experience working with hierarchical floorplanning, clock and power distribution, global signal and I/O planning along with physical convergence, timing closure, and hierarchical design methodology.
Prior experience with power integrity analysis and working on designs >100M gates in advanced nodes (16nm, 14nm, 7nm, 5nm, 3nm, 2nm).

Nice To Haves

Experience with Scripting using languages such as TCL, Python and efficient use of AI tools.
Place & Route experience using tools such as Cadence Innovus or Synopsys FC.
Synthesis experience including Cadence Genus/Synopsys FC.
Formal Verification experience using tools such Synopsys Formality or Cadence LEC
Experience with Static Timing Analysis including tools such as PrimeTime-DMSA.
Experience with Power Integrity including tools such as Apache Redhawk/Voltus
Physical Verification experience including tools such as Synopsys ICV or Mentor Calibre.

Responsibilities

Own and drive RTL-to-GDSII implementation for advanced nodes (sub-16nm to 2nm).
Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies.
Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools.
Implement and manage timing ECO strategies using tools like Prime Closure/PrimeTime.
Analyze quality and efficiency gaps, recommend tool, flow, and methodology improvements.
Collaborate with RTL, DFT, EDA vendors, and tool owners to drive design and implementation efficiency.
Evaluate and implement new timing methodologies; provide creative debugging solutions.
Contribute to best practices and drive methodology alignment across projects.

Benefits

medical, dental and vision insurance
a 401(k) plan with a Cisco matching contribution
paid parental leave
short and long-term disability coverage
basic life insurance
grants of Cisco restricted stock units
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday
paid year-end holiday shutdown
4 paid days off for personal wellness determined by Cisco
16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees (non-exempt employees)
flexible vacation time off program (exempt employees)
80 hours of sick time off provided on hire date and each January 1st thereafter
up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
annual bonuses
performance-based incentive pay