ASIC Failure Analysis Engineer (Hybrid)

Cisco•San Jose, CA
•$167,700 - $245,200•Hybrid

About The Position

As a Failure Analysis Engineer, you will be part of the Quality and Reliability group, performing failure analysis of ASIC products. Should have a passion for problem solving and a strong technical background in semiconductor failure analysis techniques and root cause analysis. This role will require high level of collaboration and interaction with Product Test Engineering, Design Engineering, Quality Engineering, Assembly Engineering and Foundry Engineering teams. The successful candidate must be able to work well within a team and have excellent communication and organizational skills with customers and vendors. Experience with a variety of semiconductor failure analysis techniques and test equipment is required, along with the ability to interpret results and provide clear guidance on causes of failure.

Requirements

  • Bachelor's degree in Electrical/Electronics Engineering or related required.
  • 8+ years of experience in semiconductor failure analysis field.
  • Previous background writing and executing FA plans and interpret results from FA techniques such as cross section, X-ray, CSAM, TDR, FIB, SEM, and TEM, IR/EMMI/OBIRCH.
  • Validated ability to specify hardware and implement set up for dynamic FA using SIL (Solid Immersion Lens) and LSM (Laser Scanning Microscopy).
  • Prior experience of fault isolation techniques using ATE, Scan/ATPG, MBIST to identify, isolate and characterize device-level faults.

Nice To Haves

  • Master's degree preferred.
  • Semiconductor technology and process knowledge (Fab, Assembly, and Advanced Packaging).
  • Good understanding of transistor function/basic electronics, semiconductor device physics and behavior under various operating conditions.
  • Proficient in ATE docked dynamic fault isolation using LVP, LVI/SMI, LADA, TIVA techniques..
  • Knowledge of JEDEC IC Qualification tests and requirements is beneficial.
  • Applied experience driving physical failure analysis with suppliers.

Responsibilities

  • Conduct root cause failure analysis of silicon product reliability test and field failures and propose corrective actions.
  • Develop and implement standard processes for failure analysis using all types of FA equipment.
  • Coordinate all the logistics and instructions to direct the failure analysis process and carry out FA function in a systematic way.
  • Document and report failure analysis results to management.
  • Function as a technical resource for failure analysis questions.
  • Develop and maintain relationships with FA service and equipment vendors.
  • Interface with product, test, and design engineering groups to identify and characterize faults on emerging technologies, while providing fault isolation, identification, and characterization for yield/reliability failures.

Benefits

  • medical, dental and vision insurance
  • a 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • paid time away
  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees (non-exempt)
  • flexible vacation time off program (exempt)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • annual bonuses
  • performance-based incentive pay
  • Cisco restricted stock units
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service