ASIC DFT Technical Leader

CiscoSan Jose, CA
Onsite

About The Position

You will be in the Silicon One development organization as an ASIC Technical Lead in San Jose with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Requirements

  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 12+ years of experience.
  • Prior experience in post-silicon debug experience from first silicon to production.
  • Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime.
  • Prior experience working with Gate level simulation, debugging with VCS and other simulators.

Nice To Haves

  • Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification.
  • DFT CAD development - Test Architecture, Methodology and Infrastructure.
  • Test Static Timing Analysis.
  • Post silicon validation using DFT patterns.
  • Verification skills include, System Verilog.
  • Logic Equivalency checking and validating the Test-timing of the design.

Responsibilities

  • Work with Front-end RTL teams and backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle.
  • Craft groundbreaking next generation networking chips.
  • Lead the DFT and quality process through the entire Implementation flow and post silicon validation phases.
  • Gain exposure to physical design signoff activities.

Benefits

  • medical, dental and vision insurance
  • a 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • restricted stock units
  • 10 paid holidays per full calendar year
  • 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday
  • paid year-end holiday shutdown
  • 4 paid days off for personal wellness
  • 16 days of paid vacation time per full calendar year (non-exempt employees)
  • flexible vacation time off program (exempt employees)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter
  • up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • annual bonuses (for non-sales roles)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service