ASIC Design Verification Engineer

Broadcom•San Jose, CA
•$121,900 - $195,000•Onsite

About The Position

Would you like to conceive and develop leadership silicon technology for datacenter and other cloud operators? Come join the team creating technology that fuels AI, and cloud mega data centers. Be part of developing our next generation product in a series of high throughput Ethernet products that deliver unprecedented performance at critically important power efficiency. We are looking for engineers that want to create new designs that can evolve rapidly over the next several generations in a very dynamic market. You can become a member of an extremely skilled and efficient group of engineers working on PCIe and other host interfaces. This is a rare opportunity to be part of an emerging product line, the lead product for a new line of devices. The candidate will work with our worldwide design and architecture team, to develop a new world class device. All aspects of front end design will be involved, along with opportunities for technical leadership.

Requirements

  • BSEE and 8+ years of industry experience in high speed communication chip architecture and RTL design or MSEE and 6+ years of industry experience.
  • Strong knowledge & background in either ethernet controller or PCIe, is highly desired.
  • Hands-on experience in the ASIC design process; including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation are required.
  • Strong communication and documentation skills.
  • Scripting skills using either Python/Perl.
  • Must be a self-starter and a strong team player.

Responsibilities

  • Conceive and develop leadership silicon technology for datacenter and other cloud operators.
  • Develop next generation high throughput Ethernet products.
  • Create new designs that can evolve rapidly over the next several generations.
  • Work on PCIe and other host interfaces.
  • Develop a new world class device with a worldwide design and architecture team.
  • Involve all aspects of front end design.
  • Take on opportunities for technical leadership.

Benefits

  • Discretionary annual bonus
  • Competitive new hire equity grant
  • Annual equity awards
  • Medical plans
  • Dental plans
  • Vision plans
  • 401(K) participation
  • Company matching for 401(K)
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays
  • Paid sick leave
  • Vacation time
  • Paid Family Leave (following applicable laws)
  • Other leaves of absence (following applicable laws)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service