ASIC Design Engineer II

Ambarella•Headquarters, KY
•$130,000 - $160,000

About The Position

AI Vision Processors For Edge Applications. Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Requirements

  • Master’s degree in Electrical, Electronics, or Computer Engineering, with 0–5 years of relevant experience.
  • Solid understanding of computer architecture, logic design, and VLSI design principles.
  • Proficiency in SystemVerilog, Verilog, and Perl.
  • Familiarity with design verification methodologies and functional coverage concepts.
  • Experience with scripting languages and the ability to write assembly language programs.
  • Strong communication skills and a collaborative, team-oriented mindset.
  • Demonstrated problem-solving skills and analytical thinking.

Nice To Haves

  • Knowledge of logic synthesis and timing closure is a plus.

Responsibilities

  • Design and implement video compression, image processing, vector processing, neural network accelerators, processor cores, and memory subsystems using Verilog and SystemVerilog.
  • Perform logic design, implementation, and verification utilizing Verilog, SystemVerilog, and relevant programming and scripting languages.
  • Synthesize and optimize RTL for performance, area, and power efficiency.
  • Develop and enhance front-end design methodologies and tool flows.
  • Contribute to chip bring-up and validation efforts.
  • Analyze code and functional coverage metrics, and collaborate with the verification team to identify and address coverage gaps.

Benefits

  • Competitive compensation
  • excellent benefits
  • career development opportunities
  • new-hire RSU grants
  • opportunity for annual RSU grants
  • other highly competitive benefits
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service