ASIC Design Engineer 2
About The Position
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE. ASIC Design Engineer 2 HPE is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At Juniper Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build world-class routers and switches. Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips. As part of our fast-paced chip design group, you will become an expert in building high-speed ASICs, from specifications to final netlist. You can pick and choose where you want to work on – design/ verification or timing closure/PD. As you are getting started in your career, we will let you explore your passions here. Open communications, empowerment, innovation, teamwork and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements and rewards.
Requirements
- Bachelor’s degree in Electrical Engineering required, Master’s strongly desired.
- Strong analytical/ problem solving skills.
- Should have taken courses for credit in digital logic design.
- Strong coding skills in Verilog/System Verilog through courses and intern projects
Nice To Haves
- Knowledge of Computer Architecture/networking protocols/machine learning through graduate level courses is a plus.
- Excellent written and verbal communications skills is good to have.
- Knowledge of Perl/Python is a plus
Responsibilities
- You will start with a functional specification of a module and come up with a detailed micro-architecture specification – do not worry, you will have guidance from our senior engineers on how to go about this if you have not done this before.
- RTL coding – we prefer you know System Verilog and have done several school/intern projects (coding to synthesis) using this language.
- Write functional coverage/SVA (we will teach you how to do this if you haven’t done this before)
- Timing closure – work with PD to identify timing paths and fix timing in RTL to meet the frequency target.
- Debug issues in your block found by verification team.
- Use state-of-the-art EDA tools for various design checks.
Benefits
- Health & Wellbeing: We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
- Personal & Professional Development: We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
- Unconditional Inclusion: We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Entry Level
