Vice President, Solutions R&D and PLM

Lattice Semiconductor•San Jose, CA
•$340,000

About The Position

The Vice President for Solutions R&D and PLM owns end-to-end technical execution for the Solutions Business Unit, leading a global, multi-site R&D organization across Solutions Product Management and Product Lifecycle Management, Solutions Architecture and Exploration, Solutions Development, Solutions Qualification and Hardening, Board Development, Solutions Enablement, and L1–L3 customer support. The role turns strategy into products and products into revenue. The executive will help build the business unit on the foundation of a public semiconductor company, defining its operating model and standards for architecture, execution, quality, and customer engagement. The position hires and mentors senior leaders across sites and partners with business-unit, engineering, and corporate leaders. It also represents Solutions BU R&D in executive and board discussions and owns its R&D operating budget and capital expenditure in coordination with Finance, the Sr. Director of Engineering Operations, and the SVP R&D.

Responsibilities

  • Own Solutions Product Lifecycle Management across the four pillars, including Cortex Product Line Management, Solutions Product Line Management, and ODM and OEM architecture upkeep.
  • Own Cortex AI, AMILIA and AMITA, and Maple and Keystone silicon and firmware roadmaps as they map to Solutions BU pillars.
  • Drive Market Requirements Documents, Product Requirements Documents, and Total Cost of Ownership modeling.
  • Own bundling, pricing input, and Solutions BU staging demonstrations at Open Compute Project Global, OCP EMEA, and customer offsites.
  • Interface with Solutions Architecture on customer evangelization, technical exploration with hyperscalers, ODMs, and OEMs, and technology staging for breakthrough innovation projects.
  • Own AI explorations across the four pillars and evaluate emerging standards, including Data Center Modular Hardware Specification, Data Center Secure Control Module, Redfish, Platform Level Data Model, and Security Protocol and Data Model.
  • Own Solutions Development delivery across data center and security solutions, including Streaming Boot, PQC retrofit, plug-and-play, rack leak detection, and adjacent programs.
  • Establish and maintain execution and schedule fidelity from engineering commit through general availability.
  • Own Solutions Qualification and Hardening across white-box, black-box, and system-level qualification.
  • Establish qualification standards, laboratory infrastructure, and continuous improvement processes, including root cause analysis and 8D reports for major incidents.
  • Own Board Development, including hardware design, layout, signal integrity, power integrity, and manufacturing enablement for Solutions BU physical products.
  • Own Solutions Enablement, including L1–L3 customer support, developer collateral, reference designs, evaluation kits, and technical enablement content.
  • Lead a global, multi-site R&D organization across LSV (San Jose), LPG (Penang), LPQ (Pune), and LSH (Shanghai).
  • Hire, mentor, and promote senior technical leaders at each site.
  • Establish and maintain trust with the Penang, Pune, and Shanghai teams, with direct working relationships across time zones.
  • Partner with the SVP R&D and GM Solutions BU, the Head of Applications Engineering and Soft IP, AMI leadership, FPGA BU leadership, Central Engineering, and corporate Sales, Marketing, Finance, HR, and Legal teams.
  • Represent Solutions BU R&D at Executive Leadership Team and Board discussions.
  • Own the Solutions BU R&D operating budget and capital expenditure in coordination with Finance, the Sr. Director of Engineering Operations, and the SVP R&D.

Benefits

  • The role may be eligible for variable/incentive compensation and/or equity.
  • Comprehensive, competitive benefits package, which may include healthcare and retirement plans and paid time off.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service