Staff Analog IC Layout Engineer (Block & Chip)
About The Position
As a Staff Analog Layout Engineer, you will take technical ownership of the physical layout and verification of complex analog and mixed-signal integrated circuits for the ATE market. You will work across both block-level and full-chip layout using advanced process technologies ranging from 65nm CMOS to 100+V BCD. This role offers the opportunity to solve complex layout challenges, collaborate closely with analog design engineers, and influence layout strategy across projects. You will apply your expertise in matching, parasitics, reliability, and manufacturability while helping establish best practices and drive designs through successful tapeout.
Requirements
- Bachelor’s degree in Electrical Engineering or a related field
- Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
- Strong understanding of analog CMOS circuits and device physics
- Solid knowledge of the IC design, qualification, and manufacturing lifecycle
- Hands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner
- Proficiency in LVS and DRC verification using Cadence or Mentor tools
Nice To Haves
- Experience with high-voltage (100V+) BCD, LDMOS, and STI layout
- Experience with mixed-voltage designs involving multiple supply rails and power domains
- Experience with high-speed, multi-Gbps circuit layout
- Experience with high-accuracy and precision analog circuit layout
- Experience with high-resolution data converter layout
- Experience with BiCMOS process technologies
- Programming and scripting experience, particularly with SKILL and Calibre scripts
Responsibilities
- Perform physical layout of analog and mixed-signal integrated circuits at both the block and full-chip level
- Develop floorplans and optimize component placement for area, performance, and power
- Perform LVS and DRC verification to ensure layout accuracy and compliance with process design rules
- Collaborate closely with design engineers to translate circuit requirements into high-quality physical layouts
- Partner with digital design, packaging, and other cross-functional teams to optimize overall chip performance
- Troubleshoot and resolve layout, verification, and manufacturability issues
Benefits
- Incentive compensation
- Comprehensive benefits package
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Senior
