Sr Staff Analog Layout Engineer

Marvell TechnologySan Diego, CA
$129,100 - $191,030

About The Position

Marvell Central Engineering (CE) develops Marvell's most advanced High-Speed SerDes (HSS) IPs covering multiple applications, Switch, Storage, Optics, etc. Acting as the engine to the company, Central Engineering provides the source of power to every business unit in Marvell system. Central System Engineering (CSE) in Central Engineering, independent of other CE functions including DSP algorithm development, circuit design, physical design, packaging, etc., is a function team responsible of validating all Marvell HSS IPs in the lab environment and supporting all Marvell business units for fast and smooth SoC production. Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products. This is a rare foundational engineering opportunity as part of our strategic expansion into Southern California. You will help shape the technical DNA and culture of Marvell's San Diego design organization.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 4-7 years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2-4 years of experience.
  • Proficiency in CAD tools such as Cadence Virtuoso, Mentor Graphics, or Synopsys Custom Compiler. Virtuoso is preferred.
  • Familiar with LVS, DRC, ERC, antenna, EM/IR, and ESD/LUP.
  • Familiar with FinFET.
  • Strong communication skills.
  • Ability to mentor junior engineers.
  • Ability to work across teams.

Nice To Haves

  • Familiar with TSMC 5nm, 3nm, 2nm

Responsibilities

  • Design and optimize analog mixed-signal layouts such as RX, TX, PLL on schematics such as RX, TX, PLL given by design team.
  • Work closely with circuit designers and other teams to meet project specifications and timelines.
  • Responsible for floor planning, custom layout, and verifying against design rules and schematics, including DRC, LVS, ANT, LUP, ESD, and PERC.
  • Maintain detailed documentation of layout methodologies, design decisions, and verification results

Benefits

  • employee stock purchase plan with a 2-year look back
  • family support programs to help balance work and home life
  • robust mental health resources to prioritize emotional well-being
  • recognition and service awards to celebrate contributions and milestones
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service