Sr Principal Design Engineer

Cadence Systems•San Jose, CA

3d•Remote

About The Position

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our North America Palladium and Protium HW Development team and help shape the future of system-level chip design verification. In this highly visible, customer-facing role, you will work directly with industry-leading semiconductor and systems companies to develop and deploy Cadence’s market-leading hardware emulation and FPGA prototyping platforms. You will bridge the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&D — develop impactful customer solutions, delivering deep R&D technical support, and pioneering innovative verification methodologies to solve our customers’ most complex architectural and high-Speed Protocol challenges.

Requirements

BS with a minimum of 10 years of experience or MS with a minimum of 7 years of experience
Strong fundamentals in digital design, computer architecture, and system‑level verification
Deep technical knowledge in a few of; Simulation (Advanced Testbench), Emulation (TBA & ICE) & FPGA Prototyping
Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++
Understanding of standard interconnect or IO protocols used in modern chip designs
Good debugging skills using waveforms, logs, and protocol analyzers
Ability to work across hardware and software boundaries.
Excellent communication, and interpersonal skills, ability to work in an international environment

Responsibilities

Customer Enablement & Solutions: Collaborate with frontline engineering teams and customers to develop, deploy, productize, and optimize advanced protocol solutions on Palladium and Protium platforms.
Requirements & Feature Development: Define and develop customer-specific emulation and prototyping requirements, focusing heavily on leading edge high-speed interfaces and memory protocols (e.g., PCIe, CXL).
Advanced Solutions Engineering: Drive the development of advanced acceleration FW + FPGA system solutions, establish robust verification methodologies, and support the operation and maintenance of Cadence emulation tools.
Root-Cause Debugging: Triage and resolve complex, systemic issues across the hardware/software boundary, optimizing driver behavior, protocol compliance, and overall system stability.
Evaluations & Benchmarking: Lead technical evaluations and develop high-performance benchmarks to demonstrate the competitive advantages of Cadence hardware platforms.
Technical Presentation: Create and deliver impactful technical presentations, white papers, and product demonstrations for existing and prospective customers.