Sr. Network Hardware Engineer

Capgemini•Brisbane, CA
•$73,150 - $174,000•Onsite

About The Position

As a Senior Hardware Network Engineer, you will lead hardware architecture and design activities for next-generation routers, network switches, and high-speed networking platforms, including systems supporting 800G line cards. You will collaborate with software, PCB layout, mechanical, applications, and validation teams to solve complex design challenges and deliver reliable products. This position offers the opportunity to apply your expertise in high-speed digital design, signal and power integrity, thermal analysis, board bring-up, and hardware validation throughout the product development lifecycle.

Requirements

  • 7+ years of experience in network hardware engineering, including hardware architecture or product development for routers, network switches, telecommunications equipment, or comparable high-speed electronic systems.
  • Bachelor’s degree in electrical engineering.
  • Strong experience designing and analyzing high-speed digital interfaces, including DDR, SERDES, PCIe, clocking circuits, and advanced networking interfaces such as 800G.
  • Hands-on experience with PCB stack-up development and pre-layout and post-layout signal-integrity and power-integrity analysis.
  • Understanding of the selection and integration of processors, systems-on-chip, FPGAs, GPUs, memory, network switches, clocking devices, and power-management components.
  • Experience with schematic development, thermal analysis, board bring-up, electrical validation, design verification, stress testing, and board-level functional testing.
  • Strong analytical, troubleshooting, communication, and collaboration skills, with the ability to resolve complex hardware issues and work effectively across engineering teams.

Responsibilities

  • Develop hardware architectures for next-generation routers, network switches, and high-speed networking products.
  • Lead requirements analysis, high-level design, schematic capture, critical component selection, and hardware design analysis.
  • Select and integrate processors, systems-on-chip, DDR memory, GPUs, FPGAs, network switches, PCIe switches, clocking devices, and power-management components.
  • Define PCB stack-ups that meet product thickness, signal speed, power architecture, and trace impedance requirements.
  • Perform pre-layout and post-layout signal-integrity analysis, including clock-jitter, eye-diagram, crosstalk, DDR, and SERDES simulations.
  • Conduct power-integrity and thermal analyses, including voltage-drop, current-density, plane-noise, decoupling, component hot-spot, heat-sink, and thermal-interface-material evaluations.
  • Support board bring-up, electrical validation, stress testing, and board-level functional testing while collaborating with cross-functional engineering teams.

Benefits

  • Paid time off based on employee grade (A-F), defined by policy: Vacation: 12-25 days, depending on grade, Company paid holidays, Personal Days, Sick Leave
  • Medical, dental, and vision coverage (or provincial healthcare coordination in Canada)
  • Retirement savings plans (e.g., 401(k) in the U.S., RRSP in Canada)
  • Life and disability insurance
  • Employee assistance programs
  • Other benefits as provided by local policy and eligibility
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service