Sr. FPGA Design Engineer

Talent 101, Inc.Dallas, TX
1dOnsite

About The Position

We have are adding a Sr. FPGA Engineer to our design team that has experience taking RTL to synthesis; this role is onsite in Dallas, TX full time for us wiht 401k, pto, medical, etc.

Responsibilities

  • RTL File is provided for enhancement
  • Responsible to Synthesize and implement all the logic in Vivado to complete FPGA emulation
  • After Synthesis and Implementation will be responsible for executing and turn over .bit file
  • Will also be converting blocks (Buck/boost, Charge Pumps, register)
  • Synthesis tool preferably Synplify Premier (but any synthesis tool should work)
  • Test sequence development in Vivado
  • Knowledge of eUSB protocol , SPMI, SPI, I2C
  • Perform simulations based on Verification teams test benches to make sure the communication happens. This would be the step prior to generating a bit stream to test in the lab.
  • Requires good team skills and ability to work across multiple teams cohesively.

Benefits

  • 401k
  • pto
  • medical
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service