Sr Engineer, TSE-DRAM

Micron Technology•Boise, ID

About The Position

Develop, debug, and maintain code that enables parallel testing of advanced memory devices. Support R&D by collaborating with global teams and participating in test hardware design and debugging. Develop efficient production test flows through test-algorithm optimization, and design DRAM test plans and algorithms covering software and hardware requirements, defect coverage, characterization, trending, process flow, and test times. Develop product test programs primarily using C++ and Python on Automated Test Equipment (ATE), then release them to manufacturing. Optimize test programs to reduce product test times and manufacturing costs. Apply knowledge of device and part testing, automate processes, and build tools to analyze large volumes of probe data. Develop Design for Test (DFT), Design for Manufacturability (DFM), and Design for Reliability (DFR) capabilities. Independently debug test issues, identify root causes, and provide solutions across internal and external groups. Conduct statistical data analysis and justify program validation and release to ensure quality and data integrity. Work with global teams to evaluate yields and quality, ensure products meet data-sheet specifications, and support experiments to improve yield or capacity. Contribute to development of processes and capabilities for the product roadmap, lead teams where necessary, communicate with customers, coach and share resources, and present technical information to varied audiences. The employer accepts a bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, Mechanical Engineering, or a related field, plus four years of experience in the job offered or a related occupation.

Requirements

  • Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, Mechanical Engineering, or a related field.
  • Four years of experience in the job offered or a related occupation.
  • Knowledge of digital logic gates, CMOS transistor operation, and DRAM memory device physics as they relate to test and reliability.
  • Programming skills for developing and debugging test algorithms, including C++.
  • Experience with Unix/Linux development environments and command-line tools for test program development.
  • Python or Perl scripting for automated test development and data extraction.
  • Data analysis, Statistical Process Control (SPC), and statistical modeling to derive insights from large, complex datasets.
  • Knowledge of CMOS manufacturing.
  • Experience with semiconductor memory testers (ATE platforms) and algorithm pattern generation (APG).

Responsibilities

  • Develop, debug, and maintain code for parallel testing of advanced memory devices.
  • Support R&D and collaborate with global teams, including designing and debugging test hardware.
  • Develop and optimize production test flows and test algorithms.
  • Design DRAM test plans and algorithms covering software and hardware requirements, defect coverage, characterization, trending, process flow, and test times.
  • Develop product test programs, primarily using C++ and Python on ATE, and release them to manufacturing.
  • Optimize test programs to reduce test times and manufacturing costs.
  • Automate test processes and develop tools for analysis of large volumes of probe data.
  • Develop DFT, DFM, and DFR capabilities.
  • Debug test issues, determine root causes, and provide solutions across internal and external groups.
  • Perform statistical data analysis and provide justification for program validation and release to ensure quality and data integrity.
  • Evaluate yields and product quality with global teams and ensure adherence to data-sheet specifications.
  • Support experiments to improve yield or capacity and resolve test issues affecting site operations.
  • Participate in cross-functional and multi-site development of processes and capabilities for the product roadmap; lead teams and drive development where needed.
  • Communicate with internal and external customers to develop and qualify test solutions.
  • Leverage resources, serve as a liaison and coach, and share or present technical information to varied audiences.

Benefits

  • Choice of medical, dental, and vision plans.
  • Programs to protect income in the event of illness or injury.
  • Paid family leave.
  • Paid time off.
  • Paid holidays. Communications about benefits refer candidates to Micron’s Benefits Guide for additional information.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service