SMTS

Micron TechnologyRichardson, TX

About The Position

Join Micron’s Storage and Memory Systems Pathfinding group and take the lead in advancing the future of memory and storage technologies! As the Manager of the Architecture and Hardware team in Micron’s Storage and Memory Systems (SMS) group within TPG Pathfinding, you will manage a multidisciplinary team of engineers responsible for system-level architecture, hardware prototyping, and applied research for next-generation memory and storage technologies. This role combines people management, technical leadership, external collaboration, and program execution across advanced memory and storage systems!

Requirements

  • Bachelor's degree in Electrical Engineering or related field, plus MSEE with 10+ years, BSEE with 12+ years, or equivalent relevant semiconductor design experience; SMTS candidates typically have 15+ years of experience with demonstrated technical leadership.
  • Extensive knowledge of CMOS circuit design, device physics, state machine logic, and design verification methodologies.
  • Experience with Verilog modeling, simulation tools, and power delivery network (PDN) analysis.
  • Proficiency in scripting languages such as Python, Tcl, or Perl.
  • Strong analytical, problem-solving, communication, and multi-functional collaboration skills.

Nice To Haves

  • Master's degree or PhD in Electrical Engineering or a related field.
  • Experience with DDR5, LPDDR5/LPDDR6, GDDR6/7, or HBM3/HBM4 memory technologies.
  • Experience with FINESIM, HSPICE, or similar schematic entry and simulation tools.
  • Experience leading complex circuit design projects and mentoring engineers.
  • Exposure to AI/ML-assisted design flows, agentic AI, or advanced design automation frameworks.

Responsibilities

  • Design and optimize digital and analog circuits for next-generation products, including memory arrays, control logic, datapaths, address decoding, and I/O circuitry.
  • Lead circuit development, simulation, verification, and silicon validation to achieve performance, power, area, and quality targets.
  • Drive floor-planning, layout optimization, parasitic analysis, and tape-out activities.
  • Advance AI-assisted design, automation, and design-space exploration through collaboration with internal and external partners.
  • Provide technical leadership through innovation, multi-functional collaboration, and mentorship of other engineers.

Benefits

  • Choice of medical, dental and vision plans
  • Benefit programs that help protect your income if you are unable to work due to illness or injury
  • Paid family leave
  • Robust paid time-off program
  • Paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service