Silicon Engineer, EDA Infrastructure

Meta•Sunnyvale, CA

4d•$114,000 - $141,000

About The Position

Meta's Silicon Engineering team is building custom silicon solutions that power the infrastructure behind Meta's AI, data center, and next-generation computing platforms. As a Silicon Engineer focused on EDA Infrastructure, you will develop and maintain the tooling, flows, and automation frameworks that enable Meta's chip design teams to efficiently bring silicon from concept to tape-out. In this role, you will work at the intersection of software engineering and hardware design, building scalable EDA environments, optimizing design flows, and ensuring the reliability of the infrastructure that underpins Meta's custom silicon development.

Requirements

Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
Experience with EDA tools and design flows spanning RTL synthesis, place-and-route, static timing analysis, or physical verification
Experience with scripting languages such as Python, Tcl, or shell scripting for flow automation and infrastructure tooling
Experience working in Linux-based compute environments, including familiarity with job scheduling systems and file system management
Experience collaborating with hardware or chip design teams to support or improve engineering workflows

Nice To Haves

Exposure to ASIC or custom silicon design methodologies, including understanding of the RTL-to-GDSII flow
Experience with distributed compute environments and workload management systems commonly used in large-scale EDA deployments
Experience developing CI/CD pipelines or automated regression frameworks in a hardware design context
Familiarity with industry-standard EDA tools such as those used for synthesis, physical design, or signoff verification

Responsibilities

Develop and maintain EDA tool infrastructure, including installation, configuration, and version management of industry-standard EDA tools across the design environment
Build and improve automation scripts and flow frameworks that support RTL-to-GDSII design flows, including synthesis, place-and-route, and physical verification
Collaborate with chip design engineers to identify bottlenecks in EDA flows and implement targeted improvements to runtime, capacity, and reliability
Support compute and storage infrastructure used by EDA workloads, including job scheduling, license management, and distributed compute environments
Develop tooling to monitor EDA job health, track flow metrics, and surface actionable data to design teams
Assist in the evaluation and integration of new EDA tools and methodologies into existing design infrastructure
Write and maintain documentation for EDA flow components, infrastructure configurations, and internal tooling
Participate in debugging and root-cause analysis of EDA flow failures, working closely with design and CAD engineering teams to resolve issues
Contribute to continuous integration pipelines for silicon design flows, enabling automated regression and sign-off checks