Senior/Staff Silicon Quality & Reliability Engineer

Powerlattice TechnologiesChandler, AZ
Hybrid

About The Position

Powerlattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry’s groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing. We are seeking a highly skilled and hands-on Quality and Reliability Engineer to own company-wide quality, reliability, and design-for-reliability (DfR) initiatives. You will bridge the gap between design teams, wafer foundries, and OSAT partners. Your mission is to establish rigorous quality gates, build predictive reliability models, and mitigate risks from development through high-volume manufacturing.

Requirements

  • PhD or MS in Electrical Engineering, Physics, Materials Science, or a related field.
  • 8+ years of hands-on experience in semiconductor process, quality management, and product reliability.
  • Deep command of semiconductor physics, acceleration models, and wear out mechanisms (TDDB, BTI, HCI, EM, SM).
  • Direct experience with wafer-level reliability (WLR) tests, test structures, and quality standards (JEDEC, AEC-Q100, ISO 9001).
  • Expert in quality and reliability statistics (e.g., JMP), SPC charting, and failure rate calculations across the bathtub curve.
  • Strong knowledge of semiconductor defects, root-cause failure analysis (FA), 8D problem solving, and defect screening.
  • Solid understanding of quality degradation mechanisms in logic, memory, and analog circuits.
  • Excellent written, verbal, and presentation skills to interface with executive leadership and external vendors.

Responsibilities

  • Partner with foundries, OSATs, and internal teams to define process quality and reliability requirements.
  • Manage external suppliers through test vehicle qualifications and manufacturing quality improvements before tape-out.
  • Oversee supplier quality, manufacturing excursions, and product return evaluations to ensure continuous improvements.
  • Support internal product bring-ups, qualifications, and the disposition of excursion materials using risk assessments.
  • Plan and execute stress testing with partners to build predictive models for extrinsic and intrinsic failure mechanisms.
  • Conduct wear out reliability assessments and guide design teams to optimize next-generation product architectures.
  • Establish company-wide quality guidelines, qualification standards, and advanced frameworks to maximize product lifetime.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service