Senior Staff Design Verification Engineer – Memory Sub-System (DDR/LPDDR/HBM )
About The Position
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. The Center of Excellence (COE), part of the Custom Compute and Storage (CCS) Business Unit within Marvell's Data Center Group, is chartered to define, develop, and maintain standard, production-ready IP subsystems — spanning PCIe/CXL, Ethernet, DDR/Memory, Security/Boot, Low-Speed IO, and other critical technologies — that customers and internal SoC teams can adopt with confidence. By shifting left, the COE enables faster time-to-market, reduces integration risk, and ensures compliance, interoperability, and high performance across Marvell's SoC products. It embodies the "One Marvell" principle — sharing reusable components, verification environments, and knowledge across all business units to drive first-pass-right silicon. As part of the COE, you will design, verify, and deliver IP subsystem building blocks powering Marvell's most advanced custom chips for hyperscale cloud, AI, and data center customers — working at the intersection of architecture, RTL design, verification, firmware/software, and silicon validation.
Requirements
- Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or related field
- 5-10 years of experience in ASIC/SoC verification
- Strong knowledge of DDR, LPDDR, or HBM protocols and architecture
- Expertise in System Verilog and UVM methodology
- Experience with debugging complex verification issues
- Familiarity with industry-standard tools (e.g., simulation, waveform debugging, coverage tools)
- Solid understanding of digital design fundamentals
Nice To Haves
- Knowledge of JEDEC standards for DDR/LPDDR/HBM
- Experience with assertion-based verification (SVA)
- Exposure to performance modeling and traffic generation
- Exposure to emulation platforms (e.g., Palladium, Veloce)
- Scripting skills (Python/Perl/Shell)
- Experience with low-power verification (UPF)
Responsibilities
- Develop and execute verification plans for high-speed memory interfaces (DDR4/DDR5, LPDDR4/LPDDR5, HBM2/HBM3)
- Build and enhance UVM/System Verilog-based verification environments
- Develop test benches, sequences, and checkers for functional and performance validation
- Perform protocol-level verification for memory controllers and PHY interfaces
- Analyze and debug simulation failures, identify root causes, and drive resolution
- Work closely with design, architecture, and firmware teams to ensure coverage closure and spec compliance
- Contribute to coverage-driven verification (CDV) including functional, code, and assertion coverage
- Support emulation/FPGA validation and post-silicon bring-up
- Review design specifications and provide feedback for testability and robustness
Benefits
- employee stock purchase plan with a 2-year look back
- family support programs to help balance work and home life
- robust mental health resources to prioritize emotional well-being
- recognition and service awards to celebrate contributions and milestones
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Senior
