About The Position

L3Harris is seeking a Senior Hardware Engineer to develop mixed-signal, high-speed digital, and DSP-oriented hardware for Tracking, Telemetry, and Command products used in airborne and space-based electronic systems. The role covers architecture, detailed design, verification, troubleshooting, integration, and production support for converter-based receiver, transmitter, direct-conversion, and modem subsystems. These designs may incorporate high-speed ADCs, DACs, AFEs, PLLs, clock distribution, FPGA or ASIC interfaces, power supplies, and GHz-class signal interfaces. The role emphasizes timing, synchronization, throughput, signal integrity, power integrity, noise performance, and hardware/software partitioning across modem and signal-processing systems. The engineer will provide technical leadership and mentoring, and collaborate with multidisciplinary engineering teams. The role requires the ability to obtain an active Secret security clearance.

Requirements

  • Bachelor’s degree in Electrical Engineering or a related field with 6+ years of prior related experience, or a graduate degree with 4+ years of prior related experience.
  • Ability to obtain an active Secret security clearance.

Nice To Haves

  • Experience designing mixed-signal and high-speed digital hardware using ADCs, DACs, AFEs, FPGA and ASIC interfaces, and high-speed digital data paths, including hardware that supports or implements DSP functions.
  • Strong understanding of direct-conversion, modem, communications, and signal-processing architectures, including timing, synchronization, clocking, throughput, and converter interfaces such as JESD204.
  • Experience optimizing hardware platforms for DSP algorithms and working at the hardware/software boundary, including partitioning functions across hardware, programmable logic, embedded processing, and software-defined modem implementations.
  • Experience with signal integrity, power integrity, low-noise power design, and GHz-class board-level implementation, including point-of-load power supplies for FPGAs, ADCs, DACs, AFEs, and other high-performance devices.
  • Familiarity with RF principles as applied to converter-based and high-frequency modem systems.
  • Experience with schematic capture, design analysis, laboratory debug, and design verification testing.
  • Strong communication skills and ability to work effectively in a multidisciplinary engineering environment.
  • Experience with direct RF sampling, integrated AFEs, modern converter-based system architectures, PLLs, synthesizers, jitter-cleaning clocks, clock buffering, and phase-coherent timing systems.
  • Experience with SI/PI simulation, PCB layout guidance for high-speed mixed-signal hardware, and performance metrics such as EVM, SNR, SFDR, ENOB, phase noise, I/Q imbalance, and LO leakage.
  • Experience with RF and high-frequency modem architecture, DSP integration, partitioning functions between hardware, FPGA or ASIC resources, firmware, and software, and modem implementation as part of a complete communications subsystem.
  • Experience supporting high-reliability, military, or aerospace hardware development.

Responsibilities

  • Lead architecture and development of mixed-signal, high-speed digital, and DSP hardware for receiver, transmitter, direct-conversion, and modem signal chains.
  • Perform schematic capture, component selection, derating, worst-case analysis, and hardware documentation.
  • Design hardware supporting or implementing DSP functions, including high-speed digital data paths, converter interfaces, synchronization, and throughput-critical processing chains.
  • Optimize digital hardware platforms used to execute, accelerate, or interface with DSP algorithms.
  • Guide PCB layout and board-level implementation, including stack-up definition, placement, controlled impedance, grounding, isolation, and power distribution.
  • Account for signal integrity, power integrity, dynamic range, jitter, phase noise, and noise performance in hardware designs.
  • Conduct trade studies, simulations, hardware bring-up, debugging, design verification, and component-level troubleshooting.
  • Support architecture selection, clocking strategy, hardware/software partitioning, and product performance through integration, test, manufacturing, and production.
  • Collaborate with FPGA, ASIC, RF, DSP, software, systems, mechanical, and manufacturing engineering teams.
  • Provide technical leadership and mentoring to junior engineers.

Benefits

  • Health insurance
  • Disability insurance
  • 401(k) match
  • Flexible spending accounts
  • Employee assistance program (EAP)
  • Education assistance
  • Parental leave
  • Paid time off
  • Company-paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service