About The Position

NVIDIA's high-performance computing platforms are powering the AI revolution across many applications and industries. Within our software stack, CUTLASS stands out as a popular open-source ecosystem dedicated to high-performance linear algebra and Tensor Core primitives. Since 2017, it has provided the community with C++ and Python abstractions to implement custom matrix multiply (GEMM) and related math and deep learning computations on NVIDIA GPUs. If you are passionate about designing abstractions for Tensor Core and related GPU hardware features in MLIR, Python, and C++ that enable writing high performance kernels, apply to join the CUTLASS team today!

Requirements

  • Masters or PhD degree in Computer Science, Computer Engineering, or related field (or equivalent experience).
  • 3+ years of relevant industry experience.
  • Strong proficiency in C++ programming and software design, including debugging, performance evaluation, and testing.
  • Experience working with high-performance code generation and knowledge of compiler transformations and optimizations.
  • A deep understanding of computer architecture and parallel computing programming models.

Nice To Haves

  • Experience writing high-performance kernels at low levels of abstractions like NVVM/ PTX for GPUs or other similar parallel processing architectures.
  • Hands-on compiler design experience, particularly in MLIR.
  • Understanding of deep learning models, algorithms, and frameworks.

Responsibilities

  • Develop core components of the CUTLASS platform including Tensor Core MMAs, copies, synchronization barriers, schedulers, and other GPU hardware features in CUDA C++ and CUTLASS Python DSL.
  • Contribute to the advancement of the MLIR-based backend compiler stack for the CUTLASS Python DSL by designing dialects and associated compiler passes.
  • Author example kernels utilizing CUTLASS abstractions to showcase the use of novel GPU hardware features that are crucial for achieving high performance.
  • Collaborate with GPU architecture, CUDA, and NVVM/PTX compiler teams to provide feedback on programming models and to assess the performance of future GPU hardware features.

Benefits

  • equity
  • benefits
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service