Senior Principal Engineer, Physical Designer

Marvell Technology•Santa Clara, CA
•$177,820 - $266,400

About The Position

Marvell is hiring a Senior Principal Engineer, Physical Designer to provide senior leadership in its central physical design team. The role focuses on physical design and methodology for future high-performance processor chips in leading-edge CMOS process technology, targeted at server and networking applications. The successful candidate will shape the long-term vision for physical design capabilities and infrastructure, lead RTL-to-GDSII implementation across multiple SoC programs, and provide technical direction to teams delivering complex tapeouts. The role also includes developing engineering talent, overseeing organizational and career development matters, collaborating across functions, resolving conflicts, and advancing physical design methodologies, flows, and automation. The position offers a base pay range of $177,820–$266,400 per annum and is eligible for Marvell bonus and equity plans, including a new-hire equity grant and annual equity refreshers. Marvell also describes benefits spanning financial well-being, family support, mental and physical health, and recognition.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering, or a related field and 15+ years of related professional experience; or a master’s degree in one of these fields and 10–12 years of experience; or a PhD in one of these fields and 8–10 years of experience; equivalent professional experience may substitute for a formal degree.
  • 15+ years of progressive experience in back-end physical design and verification, including significant leadership roles.
  • Proven ability to lead and scale physical design teams, manage complex SoC projects, and deliver high-quality tapeouts under aggressive schedules.
  • Deep expertise in hierarchical physical design strategies and methodologies, and advanced process-node challenges.
  • In-depth understanding of current design technologies used in major foundries.
  • Strong understanding of ASIC design flow, RTL integration, synthesis, and timing closure.
  • In-depth knowledge of modern EDA tools and flows.
  • Proficiency in automation and scripting using Makefile, Tcl, Python, or Perl to improve design efficiency and flow robustness.
  • Strong communication and collaboration skills, including the ability to influence cross-functional teams and executive stakeholders.
  • Experience developing and deploying advanced physical design methodologies and flows.

Nice To Haves

  • Strong knowledge of static timing analysis tools and flows, including PrimeTime and Tempus.
  • Strong knowledge of EM/IR-drop and crosstalk analysis tools, including PTSI, Voltus, Redhawk, and PrimeRail.
  • Strong knowledge of extraction tools, including Quantus and StarRC.
  • Strong knowledge of formal or physical verification tools, including Formality, Verplex, Calibre, and Hercules.
  • Familiarity with AI/ML-driven optimization in physical design tools.

Responsibilities

  • Shape the long-term vision for physical design capabilities and infrastructure in alignment with company-wide technology strategy.
  • Lead RTL-to-GDSII implementation for multiple SoC programs, including synthesis, floorplanning, power grid design, place and route, clock tree synthesis, timing closure, power and signal integrity signoff, and physical verification (DRC/LVS).
  • Provide strategic leadership and technical direction to physical design teams to support successful, timely tapeouts of complex, high-performance SoCs.
  • Mentor and develop engineering talent and foster innovation, collaboration, and continuous improvement.
  • Oversee team structure, hiring, performance management, and career development to build and retain a high-performing physical design organization.
  • Drive cross-functional collaboration with design teams to influence design decisions and support successful project execution.
  • Resolve cross-functional conflicts, foster alignment, and maintain momentum across teams.
  • Drive development and adoption of next-generation physical design methodologies, flows, and automation to improve productivity and design quality.

Benefits

  • Eligible to participate in Marvell bonus and equity plans.
  • New-hire equity grant and annual equity refreshers.
  • Employee stock purchase plan with a 2-year look back.
  • Family support programs to help balance work and home life.
  • Mental health resources.
  • Recognition and service awards.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service