Senior Applications Engineer

Siemens•Austin, TX
•$178,464 - $204,000•Onsite

About The Position

The Senior Applications Engineer will drive and grow formal verification business across business accounts, working with Account Technology Managers and Account Managers to promote adoption of formal products and applications in customers’ verification flows. The role identifies and qualifies formal verification opportunities, develops top-down and bottom-up engagement plans, and creates strategies to grow formal verification business. The position designs and executes customer adoption and deployment processes for Siemens Questa formal verification solutions within semiconductor and system organizations. It evaluates customer verification challenges, develops technical engagement plans, conducts product evaluations, and implements formal verification methodologies into existing design and verification flows. Activities include opportunity assessment, customer presentations and demonstrations, technical deployment, training, adoption tracking, and strategic account planning. The role enables customer verification of complex digital designs, including microprocessors, CPUs, GPUs, SoCs, and other integrated circuits; it does not directly design end-user semiconductor products. The work uses Siemens Questa software integrated with customer RTL design flows, Makefile-based build systems, Python scripting frameworks, and regression testing infrastructures, on-premise or in cloud computing environments. The position is based on-site in Austin, Texas, and requires 20% domestic travel.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 60 months of experience in the job offered or an Applications Engineer-related occupation; alternatively, a Master’s degree in one of these fields and 36 months of such experience.
  • Experience utilizing RTL design concepts, including clocking, resets, state machines, FIFOs, datapaths, and arbiters.
  • Experience writing and debugging SystemVerilog assertions, assumptions, and cover properties.
  • Experience working with formal verification software such as Synopsys VC Formal or Cadence JasperGold.
  • Experience with formal techniques, including debugging counter-examples and creating cut-points.

Responsibilities

  • Drive and grow formal verification business across business accounts.
  • Work with Account Technology Managers and Account Managers to drive adoption of formal products and applications in customers’ verification flows.
  • Uncover and qualify formal verification engagement opportunities with account teams.
  • Construct and drive top-down and bottom-up engagement plans.
  • Develop strategies for driving formal verification business.
  • Provide formal verification expertise and hands-on support.
  • Design and execute customer adoption and deployment processes for Siemens Questa formal verification solutions.
  • Evaluate customer verification challenges and develop technical engagement plans.
  • Conduct product evaluations and implement formal verification methodologies in customers’ existing design and verification flows.
  • Deliver customer presentations, demonstrations, technical deployment, and training.
  • Track adoption and contribute to strategic account planning.

Benefits

  • Health and wellness benefits.
  • Paid sick leave.
  • Paid parental leave.
  • PTO for non-exempt employees or non-accrued flexible vacation for exempt employees.
  • Employee Referral Program incentives may apply.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service