RTL Intern - Spring 2027
Etched•San Jose, CA
•Onsite
About The Position
As an RTL Intern at Etched, you will help design microarchitecture and implement logic in verilog. You will work with cutting-edge machine learning architectures, contribute to RTL block development, and participate in the full design cycle—from microarchitecture discussions to synthesis and timing feedback. You do not necessarily need prior ML/AI hardware experience; just the ability to learn quickly in a fast-paced, high-autonomy environment.
Requirements
- Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field.
- Familiarity with high-speed digital logic
- Exposure to ASIC or SoC design concepts
- Familiarity with SystemVerilog, UVM, or Python
- Familiarity with verification work and writing test benches
- Familiarity with physical design flows and tooling
- Able to learn quickly about transformers and other aspects of modern artificial intelligence
Nice To Haves
- Familiarity with transformer models and machine learning
- Familiarity with numerical representations and functions
- Familiarity with clocking and reset schemes
- Ability to program with Python or another scripting language
Responsibilities
- Help design microarchitecture and implement logic in verilog.
- Work with cutting-edge machine learning architectures.
- Contribute to RTL block development.
- Participate in the full design cycle—from microarchitecture discussions to synthesis and timing feedback.
Benefits
- 12-week paid internship
- Generous housing support for those relocating
- Daily lunch and dinner in our office
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
Upload and Match Resume
What This Job Offers
Job Type
Full-time
Career Level
Intern
