RTL Design Engineer
About The Position
An RTL Design Engineering role in our Security IP (SECIP) team, where a large number of individual embedded micro-processor (MP) subsystems and associated hardware accelerators vital to improve subsystems performance and functionality are designed and verified. These subsystem IPs provide high performance functions to System on Chip (SoC) products across all AMD business units such as client computers, servers, discrete graphics, and gaming. Our design engineers will work on block level RTL design and/or subsystem level integration for a variety of embedded MP subsystems. Your expertise will impact security policy management, cryptography, data compression, high throughput DMA, power management, and many other subsystem applications.
Requirements
- A talented hardware RTL design engineer with strong records of technical ownership and execution to drive block level IP and/or MP subsystems design and associated verification assignments to completion.
- A forward-thinking engineer who tends to optimize/improve the workflow, anticipate/analyze/resolve technical issues, enjoy a competitive pace while empowering and mentoring team members.
- A strong written and verbal communicator with strong problem solving and attention to detail skills along with professional interpersonal communication capability.
- Proven understanding of CPU and MP subsystem architecture, datapath accelerator RTL microarchitecture, as well as FPGA based emulation and prototyping methodology
- Proficient in Verilog, System Verilog (an extra asset), and scripting (using Tcl, Ruby, Perl, Python and Makefile)
- Excellent knowledge about state-of-art RTL design and verification methodology and best practices, and C-DPI test design
- Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
- Proven experience with ASIC design tools: synthesis, linting, simulation, debugging, power aware simulation, etc.
- Relevant design domain specific knowledge and technical leadership capability required for advanced level candidates
Nice To Haves
- System Verilog (an extra asset)
- Master's Degree preferred
Responsibilities
- Develop and maintain block level RTL IP and MP subsystems’ feature spec, micro-architecture, synthesizable RTL design methodology and infrastructure
- Develop and debug RTL designs using C-DPI directed test methodology, and/or using verification team’s testbenches and tests, and achieve design feature closure (feature spec vs. coverage metrics)
- Triage regressions, debug specific simulations, analyze coverage, and work/resolve technical issues with design, verification, and other teams to achieve design feature and design rule closures (linting, timing, DFT, DFP and other rules)
- Participate in verification testbench and test plan specification, influence testbench architecture development (design for verification aspect), review and improve feature and coverage test plans
- Debug and resolve integration issues with SoC Integration, SoC DV and post-silicon validation teams
- Provide technical leadership in IP functionality and design methodology development as well as critical problem resolution if as advanced level team members
Benefits
- AMD benefits at a glance
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Senior
