RTL Design Engineer

Battelle•Columbus, OH
•$86,400 - $123,100•Hybrid

About The Position

Battelle's Advanced Microsystem Solution Business Line develops advanced integrated circuit technologies and hardware assurance solutions for government and commercial customers. The RTL Design Engineer will support the design and implementation of advanced digital integrated circuits and systems-on-chip (SoCs) in Columbus, Ohio. The role involves developing microarchitectures, implementing RTL designs, and optimizing digital systems for performance, power, and area. The engineer will work with verification, physical design, and system engineering teams to deliver digital designs for advanced computing and secure hardware applications, contributing to microelectronics research and development programs.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • At least 3 years of RTL design experience.
  • Strong Verilog/SystemVerilog RTL design experience.
  • Deep understanding of digital design fundamentals and computer architecture.
  • Microarchitecture design and optimization experience.
  • Knowledge of synthesis, timing analysis, and static timing analysis (STA).
  • Experience with industry-standard EDA tools such as Synopsys, Cadence, or Siemens.
  • Understanding of low-power design techniques and power optimization.
  • Experience with clock domain crossing (CDC) design.
  • Scripting skills in Python and TCL for design automation.
  • Knowledge of design-for-testability (DFT) concepts.
  • Knowledge of version control using Git.
  • Must be a US Citizen and able to obtain and maintain a US Government security clearance.

Nice To Haves

  • FPGA design and prototyping experience.
  • Experience with low-power methodologies such as UPF, power gating, and voltage scaling.
  • Knowledge of bus protocols such as AXI, AHB, APB, and ACE.
  • Experience with SoC integration and subsystem design.
  • Understanding of performance modeling and analysis.
  • Experience with lint and CDC checking tools.
  • Knowledge of security design principles.
  • Experience with assured microelectronics and hardware security principles, including cryptography, side-channel analysis, fault injection, radiation tolerance, and hardware CWEs.
  • Active Secret or Top-Secret US Government security clearance.

Responsibilities

  • Design and implement RTL code for digital logic blocks and subsystems.
  • Develop microarchitecture specifications and design documents.
  • Optimize designs for performance, power, and area (PPA).
  • Perform RTL synthesis and work toward timing closure.
  • Collaborate with verification engineers to ensure design quality and coverage.
  • Debug design issues identified during verification and silicon validation.
  • Participate in design reviews and provide technical guidance.
  • Create and maintain design documentation and specifications.
  • Implement design-for-testability (DFT) structures.
  • Work with the physical design team on timing constraints and floor planning.
  • Analyze and resolve clock domain crossing (CDC) and lint violations.

Benefits

  • Flexible, compressed work schedule that typically provides every other Friday off.
  • Hybrid work arrangement, with a stated model of 60% in-office and 40% remote, dependent on team and position needs.
  • Paid time off.
  • Medical, dental, and vision coverage, wellness incentives and benefits, and optional supplemental benefits.
  • Coverage for partners, gender-affirming care and health support, and family formation support.
  • 401(k) retirement savings plan; for most employees, Battelle contributes 5% regardless of employee contributions and matches employee contributions.
  • Tuition assistance for higher education.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service