Qubit Control Physical Design Engineer

Intel•Hillsboro, OR

13d•$141,910 - $269,100•Hybrid

About The Position

As a Physical Design Engineer, you will play a critical role in driving the development of cutting-edge technologies at Intel. You will work hands-on to deliver high-performance physical designs, ensuring the successful integration of advanced semiconductor technologies. Your work will directly impact Intel's product innovation, addressing complex challenges in power, performance, and area optimization to shape the future of computing architectures. From synthesis to sign-off, your contributions will enable Intel to meet ambitious design goals and deliver transformative solutions to the market. This role is part of Intel's Corporate Technology Office (CTO), a dynamic group dedicated to advancing the company's technological leadership and innovation. The group focuses on developing foundational technologies, architectures, and methodologies that drive Intel's product roadmap and enable breakthrough computing solutions. Collaborating with cross-disciplinary teams, the CTO plays a pivotal role in delivering impactful designs that support Intel's broader mission of creating world-changing technology.

Requirements

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field and 6+ years of hands-on physical design experience OR a Master's degree with 4+ years of relevant experience.
Demonstrated experience in floor planning, timing constraints definition, synthesis, place-and-route, and achieving product KPIs.
Proficiency in scripting languages such as Python, Perl, and TCL for design flow automation and debugging.
Hands-on experience with debugging functional equivalence verification (FEV) and RV reports, including planning and implementing engineering change orders (ECOs).
Strong understanding of chiplet integration and advanced packaging techniques.
Experience leveraging AI tools to set up workflows, streamline debugging, and improve productivity.

Nice To Haves

Expertise in static timing analysis of multiple interfaces (e.g., SerDes, UCIe) and experience with industry-standard EDA tools such as Cadence Virtuoso and Synopsys Fusion Compiler.
Knowledge of asynchronous architectures and circuits and familiarity with EDA software development using object-oriented programming languages like Java or C++.
Demonstrated ability to work collaboratively across cross-functional teams, providing mentorship and guidance to junior engineers.
Experience in both power-efficient and high-frequency physical design techniques with advanced tools and methodologies.

Responsibilities

Drive RTL-to-GDS design convergence using advanced synthesis and place-and-route tools targeting performance, power, and area (PPA) goals.
Deliver block-level physical design, including closure of backend flows, electrical requirements, and enhancing silicon yield.
Collaborate with CAD and physical design methodology teams to adopt industry-leading tools and optimizations for custom designs.
Execute physical implementation tasks such as floor planning, bus/pin placement, power/clock distribution, congestion analysis, timing closure, IR drop analysis, and physical verification.
Debug timing, EM/IR, LVS, and DRC violations, and drive sign-off activities for high-quality silicon production.
Work closely with custom IP teams to define and optimize memory macros and standard cell libraries to improve overall design efficiency.
Develop and refine physical design methodologies to enhance workflow and productivity.