Principal VLSI Design Engineer

SandiskMilpitas, CA

About The Position

In this position, the individual will be responsible for designing, developing, modifying and evaluating chip architecture and Core circuit structures for feasibility study of high performance NAND flash, including new, most advanced 3-dimentional NAND memories. Design and conduct analysis on memory core circuits such as Row/Column drivers, decoder, sense amplifier, etc. Perform mixed/analog design to implement core operation supporting circuit design which is the interface circuit for core operation. Validate design performance and functionalities by running block and chip level simulations using industry standard integrated circuit (IC) tools such as Cadence design environment, HSPICE/FINESIM, UNIX. Supervise layout work, support verification, and silicon bring up throughout design cycle. Conceive new concepts and approaches in memory core design, architecture, and operation algorithm for best performing NAND device.

Requirements

  • BS/MS degree in Electrical Engineering or equivalent with 10 or more years of relevant experience.
  • Knowledge and/or experience in non-volatile memory design (NAND flash memory cell operation in particular) is a big advantage
  • A strong device background and experience with evaluating new process technologies for use in design is preferred.
  • Proven ability to achieve results in a fast moving, dynamic environment
  • Self-motivated and self-directed, however, must have demonstrated ability to work well with people
  • A proven desire to work as a team member, both on the same team and outside of the team
  • Ability to troubleshoot and analyze complex problems.
  • Ability to multi-task and meet deadlines.
  • Excellent communication (written and verbal) and interpersonal skills.

Responsibilities

  • Designing, developing, modifying and evaluating chip architecture and Core circuit structures for feasibility study of high performance NAND flash, including new, most advanced 3-dimentional NAND memories.
  • Design and conduct analysis on memory core circuits such as Row/Column drivers, decoder, sense amplifier, etc.
  • Perform mixed/analog design to implement core operation supporting circuit design which is the interface circuit for core operation.
  • Validate design performance and functionalities by running block and chip level simulations using industry standard integrated circuit (IC) tools such as Cadence design environment, HSPICE/FINESIM, UNIX.
  • Supervise layout work, support verification, and silicon bring up throughout design cycle.
  • Conceive new concepts and approaches in memory core design, architecture, and operation algorithm for best performing NAND device.

Benefits

  • Short-Term Incentive (STI) Plan
  • Long-Term Incentive (LTI) program (restricted stock units (RSUs) or cash equivalents)
  • RSU awards for eligible new hires
  • paid vacation time
  • paid sick leave
  • medical/dental/vision insurance
  • life, accident and disability insurance
  • tax-advantaged flexible spending and health savings accounts
  • employee assistance program
  • supplemental life and AD&D
  • legal plan
  • pet insurance
  • critical illness, accident and hospital indemnity
  • tuition reimbursement
  • transit
  • the Applause Program
  • employee stock purchase plan
  • Sandisk's Savings 401(k) Plan
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service