Principal Test Engineer

SiTime Corporation•Santa Clara, CA
•$148,320 - $203,940

About The Position

The Principal Test Engineer is responsible for developing production test solutions for SiTime’s precision timing products. This hands-on role collaborates with cross-functional teams to create optimized test solutions for the company’s timing products. Candidates do not need to meet every listed job requirement to be qualified. The position involves defining ATE test flows and plans, contributing to pre-silicon test simulation and verification, developing test software, and leading product release and production support. The engineer also leads yield improvement and cost reduction efforts and provides technical mentorship. SiTime offers a competitive compensation package. The role is eligible for a quarterly bonus tied to innovation goals and equity grants. The listed pay range is $148,320–$203,940 USD; the final offer depends on factors including location, experience, education, and training.

Requirements

  • Minimum bachelor’s degree in Electrical Engineering or equivalent experience.
  • Minimum 5 years of related work experience.
  • Background in ATE development for mixed-signal ICs.
  • Knowledge of analog electronics and experience with board-level troubleshooting and debugging.
  • Ability to analyze and interpret test data, drive root-cause analysis, and implement corrective actions.
  • Hands-on experience with electronics lab instrumentation.
  • Excellent programming skills and prior experience with C++.
  • Physically able to lift, push, and pull up to 10 lbs.
  • Strong people and mentorship skills.
  • Strong sense of ownership, interest in understanding and solving problems, and ability to drive work to completion.
  • Interest in hands-on lab work.
  • Ability and desire to work in a highly collaborative, fast-paced team environment.
  • Excellent analytical and problem-solving skills.
  • Excellent written and verbal communication skills.

Nice To Haves

  • Hands-on experience with ATE platforms such as Teradyne ETS-88 or UltraFLEX.
  • Experience with timing ICs such as clock buffers, clock generators, and PLLs.
  • High level of self-motivation and drive to make an impact.

Responsibilities

  • Define ATE test flows and test plans for new products.
  • Contribute to pre-silicon test program simulation and verification, and implement AI tools.
  • Engage with the design team on Design for Test (DFT) features and test plans.
  • Develop test software on ATE platforms such as Teradyne ETS-88 and UltraFLEX.
  • Lead release-to-production activities and support products in high-volume production.
  • Lead yield enhancement and cost reduction projects.
  • Provide technical mentorship to other team members.
  • Support other projects as needed by management or as business needs evolve.

Benefits

  • Quarterly bonus tied to achievement of innovation goals.
  • Equity grants.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service