Principal Mixed-Signal-Analog ASIC Designer

RalliantBoulder, CO
Hybrid

About The Position

Tektronix is seeking a highly skilled and innovative Principal Analog/Mixed-Signal ASIC Designer to join our dynamic team in either Louisville, Colorado, or Beaverton, Oregon. In this pivotal role, you will lead the design and development of advanced CMOS, BiCMOS, and HBT RF integrated circuits that power our next-generation instrumentation products. You will collaborate with a world-class team of engineers and technical leaders to deliver industry-defining solutions using state-of-the-art design tools and methodologies.

Requirements

  • MSEE or PhD in Electrical Engineering, or equivalent experience.
  • Minimum of 5 years of hands-on experience in analog and/or mixed-signal IC design.
  • Proficiency with modern ASIC design tools (e.g., Cadence, Spectre, Virtuoso, etc.).
  • Demonstrated expertise in layout design for critical analog/mixed-signal cells.
  • Proven ability to characterize and debug silicon in a lab environment.
  • Strong verbal and written communication skills, including the ability to produce high-quality technical documentation.
  • Experience collaborating with geographically distributed teams.
  • U.S. citizenship or permanent residency is required.

Nice To Haves

  • 10+ years of experience in analog/mixed-signal IC design.
  • Deep expertise in the design of amplifiers, samplers, PLLs, ADCs, and DACs.
  • Proficiency in ADC and DAC architecture and implementation.
  • Experience designing PLLs, DLLs, and clock distribution networks.
  • Passion for staying current with semiconductor process technologies and a commitment to continuous learning.
  • Ability to influence architectural and system-level design decisions.

Responsibilities

  • Architect, design, and manage complex analog and mixed-signal blocks, including full-chip schematics.
  • Develop and implement sensitive analog layouts; contribute to layout floor planning and optimization.
  • Conduct detailed simulations to validate and optimize circuit performance, yield, and manufacturability.
  • Perform signal integrity and system-level analysis for interfaces external to the ASIC.
  • Create and execute comprehensive characterization plans; analyze and interpret lab data to validate designs.
  • Collaborate with product line architects to evaluate system-level trade-offs in power, cost, and performance.
  • Lead and participate in design reviews to ensure technical rigor and design integrity.
  • Coordinate with Program and Functional Managers to maintain project schedules and ensure cross-functional alignment.
  • Drive continuous improvement in ASIC design processes, tools, and team communication.

Benefits

  • We value and encourage diversity and solicit applications from all qualified applicants without regard to race, color, national origin, religion, sex, age, marital status, disability, veteran status, sexual orientation, gender identity or expression, or other characteristics protected by law.
  • Ralliant and all Ralliant Companies are also committed to providing reasonable accommodations for applicants with disabilities.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service