About The Position

Micron Technology's Heterogeneous Integration Group (HIG) is shaping the future of AI and accelerated computing by developing advanced memory solutions, specifically High Bandwidth Memory (HBM) products. This role focuses on designing and optimizing HBM products for AI/ML, high-performance computing (HPC), and data-centric systems. The team collaborates across global engineering and product teams to deliver industry-leading performance, power efficiency, and reliability. As a HBM Memory Design Engineer in a sustaining role, you will evaluate silicon issues on current HBM designs, interact with the architecture team for specification requests, implement and verify designs, and support silicon release and future needs. There is an opportunity to rotate to a Design Engineer role working on next-generation HBM products.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering or a related field, or equivalent practical experience.
  • 8+ years of relevant experience with a Bachelor’s degree or 6+ years with a Master’s degree.
  • Extensive knowledge of CMOS circuit design and semiconductor device physics.
  • Hands‑on experience with schematic entry and circuit simulation using Verilog, FastSPICE, and HSPICE.
  • Strong understanding of timing, area, power, and complexity trade‑offs in Dynamic Random‑Access Memory (DRAM) or mixed‑signal design.

Nice To Haves

  • Experience clearly communicating complex technical concepts in written and verbal form.
  • Experience with scripting or automation using Python, Tool Command Language (TCL), Perl, or similar.
  • Exposure to register‑transfer level (RTL) design flows in DRAM or foundry processes.
  • Experience with DRAM product bring‑up and silicon debug.
  • Exposure to advanced packaging technologies such as through‑silicon vias (TSV), hybrid bonding, interposers, or similar.

Responsibilities

  • Design digital, analog, and memory core circuits using complementary metal‑oxide‑semiconductor (CMOS) logic and transistor‑level techniques, from concept through production‑ready solutions.
  • Model parasitics and support design validation, reticle experiments, and required revisions for initial and subsequent tape‑outs.
  • Create and guide optimized floorplans for placement, routing, power delivery networks, sense margins, array timing, and die size, including layout leadership.
  • Simulate and verify designs using industry‑standard tools such as FineSim, HSPICE (Simulation Program with Integrated Circuit Emphasis), FastSPICE, and Verilog hardware description language.
  • Analyze and optimize power delivery networks to meet performance, reliability, and efficiency targets.
  • Debug and identify root causes for pre‑silicon and post‑silicon issues in current High Bandwidth Memory (HBM) products, driving effective solutions.
  • Collaborate with standards, computer‑aided design (CAD), modeling, and verification teams, and lead design reviews and status updates to communicate progress and technical decisions.

Benefits

  • Choice of medical, dental and vision plans
  • Benefit programs that help protect your income if you are unable to work due to illness or injury
  • Paid family leave
  • Robust paid time-off program
  • Paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service