Principal Engineer, Hybrid Bonding Module

Intel CorporationHillsboro, OR
$211,400 - $298,440Onsite

About The Position

As a Principal Engineer for Die-to-Wafer Hybrid Bonding (HBI) module, you will play a pivotal role in defining and scaling next-generation advanced packaging technologies that enable Intel's leadership in high-performance computing, AI, and chiplet architectures. This role operates at the intersection of pathfinding, technology development, and manufacturing, with responsibility for driving hybrid bonding capability from first-of-a-kind (FOK) platform development through qualification, ramp, and high-volume manufacturing (HVM). You will bring deep industry expertise in hybrid bonding equipment and process development, yield and reliability improvement, and platform innovation, helping Intel deliver robust, scalable solutions across multiple products and sites. Your work will directly impact Intel's ability to execute advanced packaging roadmaps by delivering state-of-the-art hybrid bonding solutions with industry-leading performance, reliability, and cost efficiency, while shaping both internal strategy and the external ecosystem.

Requirements

  • Deep expertise in hybrid bonding, wafer bonding, or advanced packaging module development.
  • Proven industry experience in: Hybrid bonding equipment development and process development, Process optimization, yield improvement, and reliability enhancement, First-of-a-kind (FOK) platform or equipment development and scaling to high-volume manufacturing (HVM).
  • Ability to translate technology roadmaps into executable module strategies.
  • Experience identifying process and equipment limitations and delivering robust, scalable solutions.
  • Experience operating across technology development and manufacturing environments, with exposure to process qualification, ramp, or transfer to production.
  • Experience mentoring and developing senior technical talent, building sustained technical capability within the organization.
  • Excellent communication and decision-making skills, with the ability to align technical vision with organizational and product goals.

Nice To Haves

  • Track record of delivering first-of-a-kind hybrid bonding platforms into HVM and driving step-function improvements in yield, reliability, and manufacturability.
  • Experience working with advanced packaging flows (chiplets, 2.5D/3D integration) and with equipment-process co-optimization and supplier engagement.
  • Knowledge in any of the following areas: Bond interface physics (Cu-Cu, dielectric bonding) and defect mechanisms, Defect reduction, contamination control, and material interaction challenges, Alignment/overlay critical processes and precision manufacturing requirements.

Responsibilities

  • Define and drive the hybrid bonding technology roadmap, including pitch scaling, alignment/overlay requirements, and yield, defectivity, and reliability targets aligned to future product needs.
  • Lead module-level process development and execution for die-to-wafer hybrid bonding, ensuring robust, manufacturable solutions integrated across adjacent process steps (die prep, thinning, planarization).
  • Drive first-of-a-kind (FOK) equipment and platform development, from concept through implementation, enabling next-generation bonding architectures and capabilities.
  • Develop and implement strategies to address critical hybrid bonding challenges, including: Bond interface defects (voids, adhesion failures), Alignment and overlay limitations, Surface preparation and materials interactions, Defectivity reduction and contamination control.
  • Lead resolution of systemic yield and reliability issues, applying data-driven and model-based methodologies to drive step-function improvements in process capability and manufacturability.
  • Partner with equipment vendors and materials suppliers to develop enabling technologies and influence next-generation bonding tools aligned with Intel's roadmap.
  • Collaborate across technology development, process integration, and manufacturing teams to ensure consistent execution between TD and HVM environments.
  • Identify future technology needs, stay at the forefront of industry trends, and drive cross-organizational and external collaboration to develop scalable, cost-effective solutions.
  • Mentor and develop technical leaders and domain experts, fostering a culture of innovation, technical excellence, and continuous capability growth.
  • Align technical strategies with organizational goals and demonstrate strong ownership and execution to successfully deliver new technologies into production.

Benefits

  • competitive pay
  • stock bonuses
  • health
  • retirement
  • vacation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service