Principal ASIC Test Development Engineer

Hewlett Packard EnterpriseSunnyvale, CA
$153,500 - $310,500Hybrid

About The Position

This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE. Individual contributor role responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper’s product development and manufacturing. Includes both structured ATE-level test as well as system-level/mission-mode (functional) environments.

Requirements

  • Demonstrated Principal or Distinguished Engineer expertise.
  • A minimum of 15+ years of experience in testability and DFT area for ASICs, memories, and 2.5D SiPs.
  • Excellent knowledge of state-of-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687.
  • Strong working level experiences on ASIC DFT implementation, post-silicon validation, debug, and diagnostic integration.
  • Exposure to various semiconductor test challenges and solutions for high-performance ASICs, TSV, HBM (High Bandwidth Memory) DRAM, 2.5D, and 3D ICs.
  • Broad experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners, and contract manufacturers.
  • Excellent communication, collaboration and program management skill set.
  • Able to independently influence others.
  • BS, MS or PhD Electrical Engineering

Responsibilities

  • Developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports high test coverage requirements of components and systems.
  • Concentrating on Pre-P0 development and working between HW Eng development teams and Supplier Development Teams.
  • Working closely with design teams to enable the DFT features in ASICs, validate on ATE, integrate in diagnostics, and implement in manufacturing tests.
  • Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company.
  • Working closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites.
  • Engaging in test standard working groups, such as IEEE 1149, 1687, P1838, JC-42 Solid State Memories.
  • Acting as a trusted advisor on ASIC testability to Juniper teams including ASIC frontend, physical design, DFT, system software, diagnostics, hardware and manufacturing test teams.
  • Influencing from the beginning (ASIC kick-off) to production release.
  • Recognizing and solving structural vs functional test coverage gaps, as well as weaving in new fault models for advanced semiconductor technology nodes.
  • Demonstrating innovation via patents, published technical papers and conference presentations.
  • Ownership of ASIC test requirements for ASIC MRDs, phase exit validation, advanced test mode development, fault coverage attainment, achievement of manufacturability objectives and continuous improvement.
  • Acting as the voice of test authority with ASIC suppliers -- working closely with their product/test teams, quality, design engineering and technologists to correlate and eradicate ASIC failures in our systems with their wafer test, package test and BLCT-1.
  • Independently solving NTF (No-Trouble-Found) supplier issues, via creating unique ATE-level tests to solve such issues, per strong knowledge of a chip’s design.
  • Influencing supplier testing to implement Juniper-favorable manufacturability modes at their production test.

Benefits

  • Health & Wellbeing: comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
  • Personal & Professional Development: specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
  • Unconditional Inclusion: unconditionally inclusive in the way we work and celebrate individual uniqueness.
  • Flexibility to manage our work and personal needs.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service