Principal ASIC Design Engineer

Advanced Micro Devices, Inc•Markham, ON

3d•Hybrid

About The Position

The IOHUB team at AMD is seeking a Principal ASIC Design Engineer to provide technical leadership for the development of next-generation IP that enables AMD products across server, data center, client, and embedded markets. As a senior member of the team, you will help define and deliver innovative technologies that manage and optimize AI-driven data movement, enabling industry-leading performance, scalability, security, virtualization, and power efficiency. In this role, you will collaborate with architecture, design, verification, firmware, implementation, and product teams across AMD to transform complex product requirements into robust silicon solutions. You will have the opportunity to influence technical strategy, drive architectural innovation, mentor engineers, and help shape engineering best practices that support AMD's future generations of AI and high-performance computing products.

Requirements

Proven track record of leading significant ASIC or silicon design contributions through multiple successful product tape-outs.
Deep expertise in RTL design, microarchitecture development, and complex IP design within advanced SoC environments.
Experience developing high-performance designs that address power, performance, security, scalability, and virtualization requirements.
Strong understanding of industry-standard simulation, lint, CDC, RDC, formal verification, static analysis, synthesis, and timing closure methodologies.
Experience collaborating across architecture, design verification, implementation, firmware, and post-silicon engineering organizations.
Proficiency with Verilog, SystemVerilog, and scripting languages such as Python, Perl, or Tcl for design automation and productivity improvements.
Experience leveraging AI-enabled tools to improve design workflows, automation, analysis, debug, documentation, or engineering productivity.
Demonstrated ability to lead technical reviews, influence design decisions, and drive complex technical issues to resolution.
Strong written and verbal communication skills with the ability to present technical information to engineering and leadership audiences.
Demonstrated technical leadership, ownership, accountability, and commitment to engineering excellence.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field preferred.
Master's degree or Ph.D. in a related technical discipline desired.

Responsibilities

Provide technical leadership and ownership for critical IOHUB IP development, ensuring successful execution from architecture through tape-out and post-silicon validation.
Partner with architecture teams to evaluate technical trade-offs, define requirements, and translate product objectives into scalable and high-quality design solutions.
Drive design quality and implementation readiness by ensuring designs meet functional, timing, area, power, security, and reliability goals.
Lead cross-functional collaboration among architecture, design, verification, firmware, physical design, and product teams to achieve program milestones and successful product delivery.
Identify technical risks, dependencies, and integration challenges early, and develop effective mitigation and execution strategies.
Establish and promote engineering best practices that improve design quality, reuse, efficiency, maintainability, and long-term scalability.
Mentor and guide engineers through architecture reviews, implementation challenges, debug activities, and technical decision-making processes.
Drive successful post-silicon bring-up, validation, and root-cause analysis activities to support product quality and continuous improvement.
Communicate technical direction, project status, risks, and key decisions effectively to engineering leadership and stakeholders across global teams.
Champion the adoption of innovative methodologies, including AI-assisted workflows and automation, to enhance engineering effectiveness and development velocity.